From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2048.outbound.protection.outlook.com [40.107.22.48]) by sourceware.org (Postfix) with ESMTPS id E096E3858D1E for ; Tue, 2 May 2023 08:28:52 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org E096E3858D1E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=92on2qpud5LO+aQ/9lMFTpc1pYcFgRe7TsT7PzsYnwc=; b=sCLaiQZZkGBXMYsZfTVopnYjsoqUs9GQCivFPZXqPiGRNlG7KhwRuJqW0GNA/EYD7+nzlRXdOspfrtm12eqNp0LB9jks5XAfJdq4Vi/wqEKI7N0FFhVbfn7Ng6o/j6OA/JDa76+FZphMmAG+1Y7gZdaQYgaskVhBAVpXndjFecU= Received: from AS9PR06CA0766.eurprd06.prod.outlook.com (2603:10a6:20b:484::22) by DB8PR08MB5401.eurprd08.prod.outlook.com (2603:10a6:10:f9::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.31; Tue, 2 May 2023 08:28:49 +0000 Received: from AM7EUR03FT057.eop-EUR03.prod.protection.outlook.com (2603:10a6:20b:484:cafe::57) by AS9PR06CA0766.outlook.office365.com (2603:10a6:20b:484::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.31 via Frontend Transport; Tue, 2 May 2023 08:28:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM7EUR03FT057.mail.protection.outlook.com (100.127.140.117) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6363.20 via Frontend Transport; Tue, 2 May 2023 08:28:48 +0000 Received: ("Tessian outbound e13c2446394c:v136"); Tue, 02 May 2023 08:28:48 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 662afa2c5b9e141e X-CR-MTA-TID: 64aa7808 Received: from 8ca247b64a20.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 77F8A619-FC99-4FB8-8C4C-DD6DAD0CA204.1; Tue, 02 May 2023 08:28:37 +0000 Received: from EUR03-DBA-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 8ca247b64a20.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 02 May 2023 08:28:37 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=hETMV8Sh46qDuuzq/4wjGeS9QifdNnGa/Cwy7FGC9dmZbJd0uMqRsZJTdV6tqoFuOejyB2hichTddt+Z9/wX/stAoPK0yJFWS6p/YoGc1UibILNQluGCIbj0DtMXl/P2N9H6pckAW8nRsc5k6yvkNprFmX0C8gE6BUHqJFczLFrhhGtFKRyU2OzFx5OM0VPmUCy/eSIZyLRZwRtb9Lq+axKknQ1V6CTGVP9vx9y7Go5AHN7HI2MDTvG31eb87QFdajVt+HNB8OVEsJzNCpKy/WBfjgQ27SGs0Hy5H4ew863j884U88fDup1YoTE3zmjCOuOI2XPTbTT44OvYXqax1w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=92on2qpud5LO+aQ/9lMFTpc1pYcFgRe7TsT7PzsYnwc=; b=RqiSLrAvxtKboOk1L6jPBfOqca9KsbI98vPnweiY+baiUEohppOpPDShLOTafRuJlTjrBlZDjCikGkIWnA8hE0cpBFH4PaaX5E9tjVET9k7Mkah8+0FGjtbBHth7x2Or1Bq7SxcDHZLN8s5VKCx3pO9SI2SMT4heiaMXt7WBXrbRqrKaQ6KdeDBcgDwX8MVF1ui43+R85NbHZlG/2MO8hZjdWuH3D7XnWibaz48a9tu3kwRHcsHixjo7bQ4w0W2ghXXlGhpkVV5ItMoBPra5e4z14diUCGtCpX7ou8kIpCfnYPu3FCv/DE5d3PB7nFXlLV6mjv1X3+gXXb9Z3j1y6A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=92on2qpud5LO+aQ/9lMFTpc1pYcFgRe7TsT7PzsYnwc=; b=sCLaiQZZkGBXMYsZfTVopnYjsoqUs9GQCivFPZXqPiGRNlG7KhwRuJqW0GNA/EYD7+nzlRXdOspfrtm12eqNp0LB9jks5XAfJdq4Vi/wqEKI7N0FFhVbfn7Ng6o/j6OA/JDa76+FZphMmAG+1Y7gZdaQYgaskVhBAVpXndjFecU= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from VI1PR08MB3390.eurprd08.prod.outlook.com (2603:10a6:803:7d::27) by DU0PR08MB8376.eurprd08.prod.outlook.com (2603:10a6:10:407::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.30; Tue, 2 May 2023 08:28:31 +0000 Received: from VI1PR08MB3390.eurprd08.prod.outlook.com ([fe80::1a93:2d42:2bb5:eae9]) by VI1PR08MB3390.eurprd08.prod.outlook.com ([fe80::1a93:2d42:2bb5:eae9%2]) with mapi id 15.20.6340.031; Tue, 2 May 2023 08:28:31 +0000 Message-ID: <01c384e1-8f98-0620-ea9a-594d3016831b@arm.com> Date: Tue, 2 May 2023 10:28:31 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.9.0 Subject: Re: [PATCH 09/10] arm testsuite: XFAIL or relax registers in some tests Content-Language: en-US To: gcc-patches@gcc.gnu.org, Stam Markianos-Wright Cc: kyrylo.tkachov@arm.com, Richard.Earnshaw@arm.com, Andrea Corallo References: <20230428113002.482343-1-andrea.corallo@arm.com> <20230428113002.482343-9-andrea.corallo@arm.com> From: Christophe Lyon In-Reply-To: <20230428113002.482343-9-andrea.corallo@arm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: LO2P265CA0054.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:60::18) To VI1PR08MB3390.eurprd08.prod.outlook.com (2603:10a6:803:7d::27) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: VI1PR08MB3390:EE_|DU0PR08MB8376:EE_|AM7EUR03FT057:EE_|DB8PR08MB5401:EE_ X-MS-Office365-Filtering-Correlation-Id: 75827d80-cd09-44d4-f0e4-08db4ae740c9 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: 6VMbn24fk1oHxkJyiBaUCPUhViVOuX2ydM6wi67Ya/Q0WYnl+krHyeZwkiujcKcmm0h2l8f1EqxFkvlBZC9/B3qwaUX+5uowhGHNjaX3S3KsM0PoQhiXIHaOm6bVEqbgW31rx4oBIEjBOHjM4VpTlsUPCQUZVX6ffmC4M5m/qQNEYg4vKpQ5PKr8h6KCz5X6xsaJYw8CDAL4zxOaivzTHEpMMgcvIt/poACCuTSXLZTf2fKFHkwmQAa32gdHA3utNkCI3GNF//6rdbwhF+oO92yI9eix07Ada6rqrfns3T32nCfmBp2tpMPv9iBoARrOCchnl5egUGudU0bGdVCVljFHANWXChvRswjAucoE1k6/asJm95JdDFkXbcxDqcMKwo5b2q5oMUQZO+28v6xmnoU0nAHfRF7t2N/u80jDdEKw7kb/PTe1Ar17zk09lz7KC5uHgGIZRDFWsnOwthnknN3e85PkIDxo16r8DdEn4Ux1rvt7wS9ovsjKzZjPMZ+qiJHllYnHsWez0Mr3jnvbTXXVRV+VRwhEQWFq8BlE2ZbKmJNXNRFvNOVo6UYdfynSOZg5Ce7OgPpvS7IIF3pd2Y4bvi3gwvLkwwilez9Tab+XyZ2PZ2GBTzg/COriWJg3xj+ogB2vv2P0NFB/JWRzM1gKQT1i50ZyaiKehSxTVFVg7HXawHsFuFugUb9wB3Xl X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:VI1PR08MB3390.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(376002)(396003)(136003)(366004)(346002)(39860400002)(451199021)(36756003)(6486002)(6636002)(4326008)(316002)(41300700001)(38100700002)(37006003)(66946007)(83380400001)(6512007)(66476007)(66556008)(86362001)(6862004)(478600001)(8676002)(8936002)(186003)(26005)(84970400001)(31686004)(6506007)(5660300002)(2616005)(44832011)(31696002)(30864003)(2906002)(53546011)(45980500001)(43740500002);DIR:OUT;SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8376 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM7EUR03FT057.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: ba19c49b-3731-40f8-46b4-08db4ae735c2 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 9t7DtpZ8jTm4RX2D6ONWsoB1BoqVecLdp5A0/MDdOjsEntHnvXG76QQuBY8Xim7dsiVIMvaZ5BYh7owWegktG2/gVV2VGOzv8C5tvy25mtithXVNycluXt96UTC2ulVY4O1UzYY+4kqOzZPnYc734UP6NXQgqbKQNNkBLtBCKlYvu3UXiQ29Z0CjO3JQecPoPxhqyerQxMdP3QSPga/VV3viHGafOvh9jIT+XSD29t9uFkEVnOZzg3onoU/5L5Jmp4I28guDfhp5j9NPrCLwY356ci1GK/aVM/61zxdjNGUNnAymD3b0hldFMYVi7MPY3TKo5ESyASICrJElh8MamI4eTVAPugGai8zwnnG4OZbsQGCLDo7SygiEDRAWGbuzvwsqq5pUgk3OeALMudhHUbru3TUJWAUKUKgjAhVwn4Upc56RPa6igfL5V0ZZEe0alg5gEoZQLgT2RJn8aUbgxUda8jMEFmOdesKxC8xM98f6Ey4HpiPYT8vU0in/2Q5g0imhTxtseDtJ4NCjqNJKKqPTCbjSiXzD/OxzSCzLgiCmBDoqZrT7ksvykHyGedgAe19VvWTdhdO5ZkXke1h9e4qmL5ShvQvOG9fuVzaoo2Go4nnaZJe/BiiinnNKO4JO5e6dYyBI0laszH+ulMuPzCMjJd6DSqJUv+QsdT8S6mBYHqJn00YsXKqYSAn9rQ96myoyWDlBU04FWMLmzao3wyY0/lTCWBQOAFLYfwt21aOezMLZx725I4wHxiLgs0eS8FoJcF1mzWHGyDwJFTkN1aFfhusnM+0Kgfv2l6lzFXY= X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230028)(4636009)(376002)(396003)(346002)(136003)(39860400002)(451199021)(46966006)(36840700001)(40470700004)(47076005)(26005)(186003)(336012)(2616005)(83380400001)(37006003)(84970400001)(36860700001)(53546011)(6512007)(2906002)(30864003)(31686004)(6506007)(44832011)(34020700004)(81166007)(70206006)(70586007)(356005)(40460700003)(5660300002)(82740400003)(40480700001)(8936002)(8676002)(6862004)(478600001)(41300700001)(36756003)(86362001)(316002)(4326008)(6486002)(6636002)(31696002)(82310400005)(43740500002);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 May 2023 08:28:48.7152 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 75827d80-cd09-44d4-f0e4-08db4ae740c9 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM7EUR03FT057.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR08MB5401 X-Spam-Status: No, score=-13.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,NICE_REPLY_A,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Hi Stam! On 4/28/23 13:30, Andrea Corallo via Gcc-patches wrote: > From: Stam Markianos-Wright > > Hi all, > > This is a simple testsuite tidy-up patch, addressing to types of errors: > > * The vcmp vector-scalar tests failing due to the compiler's preference > of vector-vector comparisons, over vector-scalar comparisons. This is > due to the lack of cost model for MVE and the compiler not knowing that > the RTL vec_duplicate is free in those instructions. For now, we simply > XFAIL these checks. > * The tests for pr108177 had strict usage of q0 and r0 registers, > meaning that they would FAIL with -mfloat-abi=softf. The register checks Very minor typo: should be "softfp" :-) Thanks, Christophe > have now been relaxed. > > gcc/testsuite/ChangeLog: > > * gcc.target/arm/mve/intrinsics/srshr.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/srshrl.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/uqshl.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/uqshll.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/urshr.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/urshrl.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_u32.c: XFAIL check. > * gcc.target/arm/mve/pr108177-1.c: Relax registers. > * gcc.target/arm/mve/pr108177-10.c: Relax registers. > * gcc.target/arm/mve/pr108177-11.c: Relax registers. > * gcc.target/arm/mve/pr108177-12.c: Relax registers. > * gcc.target/arm/mve/pr108177-13.c: Relax registers. > * gcc.target/arm/mve/pr108177-14.c: Relax registers. > * gcc.target/arm/mve/pr108177-2.c: Relax registers. > * gcc.target/arm/mve/pr108177-3.c: Relax registers. > * gcc.target/arm/mve/pr108177-4.c: Relax registers. > * gcc.target/arm/mve/pr108177-5.c: Relax registers. > * gcc.target/arm/mve/pr108177-6.c: Relax registers. > * gcc.target/arm/mve/pr108177-7.c: Relax registers. > * gcc.target/arm/mve/pr108177-8.c: Relax registers. > * gcc.target/arm/mve/pr108177-9.c: Relax registers. > --- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/pr108177-1.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-10.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-11.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-12.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-13.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-14.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-2.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-3.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-4.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-5.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-6.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-7.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-8.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-9.c | 4 ++-- > 38 files changed, 52 insertions(+), 52 deletions(-) > > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c > index dc63c527743..9f8111438a1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u16 cs, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c > index 8c5d185ca22..799d3bcdab1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u32 cs, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c > index 2296f3e1655..16c3617c104 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u8 cs, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c > index 1d870428c55..2f84d751c53 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c > index 8b8610b0617..6cfe7338fce 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c > index 409c9de58ba..362e830c908 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i16 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c > index c3b1736bfa1..583beb97849 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i32 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c > index 3728c738b54..db7f1877d73 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i8 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c > index 4e9a346ab14..978bd7d4b52 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 ge, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c > index 2cf1d1ab0b6..66b6d8b0056 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 ge, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c > index 89d8e2b9109..9c5f1f2f5c8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 gt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c > index 482ac094cf3..2723aa7f98f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 gt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c > index 085b8277736..5712db2ceef 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u16 hi, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c > index a62a73ff24c..f7a25af8574 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u32 hi, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c > index f05c9d24643..8cd28fb1681 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u8 hi, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c > index 4f6276484ba..1d1f4bf0e58 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 le, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c > index e71dcb8f174..bf77a808064 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 le, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c > index c6fdb08d8ae..f9f091cd9b3 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 lt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c > index 4f1ac3c0977..d22ea1aca30 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 lt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c > index e36d8a95a85..83beca964d6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c > index 7262503eee6..abe1abfed2a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c > index 71d878dff9f..ca55fe2f76c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i16 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c > index 3f997e8e487..77bac757d68 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i32 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c > index 9917a95ffb7..352afa798d1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } > > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i8 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c > index 2d42062bc8e..8383b4d9e3a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c > index 4db594f588f..7b1cd3711d8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c > index 329fcb33eeb..e6ae8524052 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c > index 3f7c5b2a4c1..e352508e07e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c > index 2f82228d8f6..13afa92771d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c > index ba6196b7994..a093cd4b708 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c > index 52c8d87ccc8..da4181ff0b7 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c > index ac89e7ea883..9604fd100e6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c > index dc4f7ddab07..07ba37b466c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c > index d1dfd328d66..72c1dd5a4d6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c > index fa70dde9eeb..3fedc9b98c8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c > index 73cd8605171..c3b440c3b6c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c > index 187c2b3f4ce..5c450b81d1c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ > > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c b/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c > index caecd18a881..b5084efcc00 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >