From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-274447-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 15861 invoked by alias); 5 Oct 2010 09:31:31 -0000
Received: (qmail 15847 invoked by uid 22791); 5 Oct 2010 09:31:30 -0000
X-SWARE-Spam-Status: No, hits=-2.0 required=5.0	tests=AWL,BAYES_00,TW_VM,T_RP_MATCHES_RCVD
X-Spam-Check-By: sourceware.org
Received: from cam-admin0.cambridge.arm.com (HELO cam-admin0.cambridge.arm.com) (217.140.96.50)    by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Tue, 05 Oct 2010 09:31:26 +0000
Received: from cam-owa1.Emea.Arm.com (cam-owa1.emea.arm.com [10.1.255.62])	by cam-admin0.cambridge.arm.com (8.12.6/8.12.6) with ESMTP id o959RwF9014421	for <gcc-patches@gcc.gnu.org>; Tue, 5 Oct 2010 10:27:58 +0100 (BST)
Received: from [10.1.67.34] ([10.1.255.212]) by cam-owa1.Emea.Arm.com with Microsoft SMTPSVC(6.0.3790.0);	 Tue, 5 Oct 2010 10:31:23 +0100
Subject: Re: [PATCH, ARM] Fix ICE (PR target/45805).
From: Richard Earnshaw <rearnsha@arm.com>
To: Tejas Belagod <tejas.belagod@arm.com>
Cc: gcc-patches@gcc.gnu.org
In-Reply-To: <1285753621.22296.3.camel@e102484-lin.cambridge.arm.com>
References: <1285753621.22296.3.camel@e102484-lin.cambridge.arm.com>
Content-Type: text/plain
Date: Tue, 05 Oct 2010 09:31:00 -0000
Message-Id: <1286271083.12988.12.camel@e102346-lin.cambridge.arm.com>
Mime-Version: 1.0
Content-Transfer-Encoding: 7bit
X-IsSubscribed: yes
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
X-SW-Source: 2010-10/txt/msg00262.txt.bz2


On Wed, 2010-09-29 at 10:47 +0100, Tejas Belagod wrote:
> Hi,
> 
> This patch fixes bug PR target/45805. A missing constraint specifier in
> patterns for vmovl and vmovn was causing the compiler to ICE by
> matching memory operands instead of the intended register operands. A
> 'w' in the constraint specifier fixes the ICE. Also the instruction
> templates for vmovl, vmovn and vmull have been fixed by adding intended
> register specifiers.
> 
> OK?
> 
> --
> Tejas Belagod
> ARM.
> 
> gcc/
> 
> 2010-09-29  Tejas Belagod  <tejas.belagod@arm.com>
> 
> 	* config/arm/neon.md (neon_unpack<US>_<mode>): Add 'w' to
> 	constraint, add register specifier in instruction template.
> 	(neon_vec_pack_trunc_<mode>): Likewise.
> 	(neon_vec_<US>mult_<mode>): Add register specifier to
> 	instruction template.

OK

R.