From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 37833 invoked by alias); 27 May 2015 20:16:15 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Received: (qmail 37730 invoked by uid 89); 27 May 2015 20:16:15 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=-2.6 required=5.0 tests=AWL,BAYES_00,RCVD_IN_DNSWL_LOW,SPF_PASS autolearn=ham version=3.3.2 X-HELO: mail-wi0-f174.google.com Received: from mail-wi0-f174.google.com (HELO mail-wi0-f174.google.com) (209.85.212.174) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with (AES128-GCM-SHA256 encrypted) ESMTPS; Wed, 27 May 2015 20:16:05 +0000 Received: by wicmx19 with SMTP id mx19so123971390wic.0 for ; Wed, 27 May 2015 13:16:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=GbQvAy7Nq+dTPLfwRQ5/YN/s26+pRLnZeWog0QgEKcQ=; b=MWwnlkOt7BTQe+Fqq38BzvRTP2GOyjgEzTA5nNhnGBBz66ET4YvxBebq4JADP+bU+9 Z7e8XQsyAC2XHv7eDxuufYvmx/mPaxsMyrO0vqMsZY3C0qqmgXYWU546D/CdZjTwk7fO gyX2ZaUUB9iVCLAdoefcXiUyD9si82w0j2kDKxxpiVVsbOicaxUf+z4CJKMWGZ7bbx3N O+vdiqEThPV1ayGb3Kgo3KRCjXcOrxIRV1NAuA3YqLRpESF1s/32ox5ExlovBM704Dqz QKiagft6ouGuOBOq1Igj0qCqKVIYerCijQ7/nPuQ4wQcpIPkH69mHyCFlVS6kXt0Wlhw l9+g== X-Gm-Message-State: ALoCoQnFYtG0NsPKqlXYv1gqKhql3f2oc2TSxdLqPxuebUNPkNDjLrN3l91Tady+MsPNrbbvpXlI X-Received: by 10.180.99.2 with SMTP id em2mr46033277wib.59.1432757762586; Wed, 27 May 2015 13:16:02 -0700 (PDT) Received: from babel.clyon.hd.free.fr (vig38-2-82-225-222-175.fbx.proxad.net. [82.225.222.175]) by mx.google.com with ESMTPSA id u7sm76992wif.3.2015.05.27.13.16.01 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 27 May 2015 13:16:01 -0700 (PDT) From: Christophe Lyon To: gcc-patches@gcc.gnu.org Subject: [Patch ARM-AArch64/testsuite Neon intrinsics 09/20] Add vrsqrte tests. Date: Wed, 27 May 2015 20:17:00 -0000 Message-Id: <1432757747-4891-10-git-send-email-christophe.lyon@linaro.org> In-Reply-To: <1432757747-4891-1-git-send-email-christophe.lyon@linaro.org> References: <1432757747-4891-1-git-send-email-christophe.lyon@linaro.org> X-IsSubscribed: yes X-SW-Source: 2015-05/txt/msg02560.txt.bz2 diff --git a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsqrte.c b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsqrte.c new file mode 100644 index 0000000..0291ec0 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsqrte.c @@ -0,0 +1,157 @@ +#include +#include "arm-neon-ref.h" +#include "compute-ref-data.h" +#include + +/* Expected results. */ +VECT_VAR_DECL(expected,uint,32,2) [] = { 0xffffffff, 0xffffffff }; +VECT_VAR_DECL(expected,uint,32,4) [] = { 0x9c800000, 0x9c800000, + 0x9c800000, 0x9c800000 }; +VECT_VAR_DECL(expected,hfloat,32,2) [] = { 0x3e498000, 0x3e498000 }; +VECT_VAR_DECL(expected,hfloat,32,4) [] = { 0x3e700000, 0x3e700000, + 0x3e700000, 0x3e700000 }; + +/* Expected results with large uint #1. */ +VECT_VAR_DECL(expected_1,uint,32,2) [] = { 0x80000000, 0x80000000 }; +VECT_VAR_DECL(expected_1,uint,32,4) [] = { 0xae800000, 0xae800000, + 0xae800000, 0xae800000 }; + +/* Expected results with large uint #2. */ +VECT_VAR_DECL(expected_2,uint,32,2) [] = { 0xb4800000, 0xb4800000 }; +VECT_VAR_DECL(expected_2,uint,32,4) [] = { 0xed000000, 0xed000000, + 0xed000000, 0xed000000 }; + +/* Expected results with FP special inputs values (NaNs, ...). */ +VECT_VAR_DECL(expected_fp1,hfloat,32,2) [] = { 0x7fc00000, 0x7fc00000 }; +VECT_VAR_DECL(expected_fp1,hfloat,32,4) [] = { 0x7f800000, 0x7f800000, + 0x7f800000, 0x7f800000 }; + +/* Expected results with FP special inputs values + (negative, infinity). */ +VECT_VAR_DECL(expected_fp2,hfloat,32,2) [] = { 0x7fc00000, 0x7fc00000 }; +VECT_VAR_DECL(expected_fp2,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 }; + +/* Expected results with FP special inputs values + (-0, -infinity). */ +VECT_VAR_DECL(expected_fp3,hfloat,32,2) [] = { 0xff800000, 0xff800000 }; +VECT_VAR_DECL(expected_fp3,hfloat,32,4) [] = { 0x7fc00000, 0x7fc00000, + 0x7fc00000, 0x7fc00000 }; + +#define TEST_MSG "VRSQRTE/VRSQRTEQ" +void exec_vrsqrte(void) +{ + int i; + + /* Basic test: y=vrsqrte(x), then store the result. */ +#define TEST_VRSQRTE(Q, T1, T2, W, N) \ + VECT_VAR(vector_res, T1, W, N) = \ + vrsqrte##Q##_##T2##W(VECT_VAR(vector, T1, W, N)); \ + vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N), \ + VECT_VAR(vector_res, T1, W, N)) + + DECL_VARIABLE(vector, uint, 32, 2); + DECL_VARIABLE(vector, float, 32, 2); + DECL_VARIABLE(vector, uint, 32, 4); + DECL_VARIABLE(vector, float, 32, 4); + + DECL_VARIABLE(vector_res, uint, 32, 2); + DECL_VARIABLE(vector_res, float, 32, 2); + DECL_VARIABLE(vector_res, uint, 32, 4); + DECL_VARIABLE(vector_res, float, 32, 4); + + clean_results (); + + /* Choose init value arbitrarily. */ + VDUP(vector, , uint, u, 32, 2, 0x12345678); + VDUP(vector, , float, f, 32, 2, 25.799999f); + VDUP(vector, q, uint, u, 32, 4, 0xABCDEF10); + VDUP(vector, q, float, f, 32, 4, 18.2f); + + /* Apply the operator. */ + TEST_VRSQRTE(, uint, u, 32, 2); + TEST_VRSQRTE(, float, f, 32, 2); + TEST_VRSQRTE(q, uint, u, 32, 4); + TEST_VRSQRTE(q, float, f, 32, 4); + +#define CMT "" + CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, CMT); + CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected, CMT); + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected, CMT); + + + /* Don't test FP variants with negative inputs. */ + /* Use input with various values of bits 30 and 31. */ + VDUP(vector, , uint, u, 32, 2, 0xFFFFFFFF); + VDUP(vector, q, uint, u, 32, 4, 0x89081234); + + /* Apply the operator. */ + TEST_VRSQRTE(, uint, u, 32, 2); + TEST_VRSQRTE(q, uint, u, 32, 4); + +#undef CMT +#define CMT " (large uint #1)" + CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_1, CMT); + CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_1, CMT); + + + /* Choose init value arbitrarily. */ + VDUP(vector, , uint, u, 32, 2, 0x80000000); + VDUP(vector, q, uint, u, 32, 4, 0x4ABCDEF0); + + /* Apply the operator. */ + TEST_VRSQRTE(, uint, u, 32, 2); + TEST_VRSQRTE(q, uint, u, 32, 4); + +#undef CMT +#define CMT " (large uint #2)" + CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_2, CMT); + CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_2, CMT); + + + /* Test FP variants with special input values (NaNs, ...). */ + VDUP(vector, , float, f, 32, 2, NAN); + VDUP(vector, q, float, f, 32, 4, 0.0f); + + /* Apply the operator. */ + TEST_VRSQRTE(, float, f, 32, 2); + TEST_VRSQRTE(q, float, f, 32, 4); + +#undef CMT +#define CMT " FP special (NaN, 0)" + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_fp1, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_fp1, CMT); + + + /* Test FP variants with special input values (negative, infinity). */ + VDUP(vector, , float, f, 32, 2, -1.0f); + VDUP(vector, q, float, f, 32, 4, HUGE_VALF); + + /* Apply the operator. */ + TEST_VRSQRTE(, float, f, 32, 2); + TEST_VRSQRTE(q, float, f, 32, 4); + +#undef CMT +#define CMT " FP special (negative, infinity)" + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_fp2, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_fp2, CMT); + + /* Test FP variants with special input values (-0, -infinity). */ + VDUP(vector, , float, f, 32, 2, -0.0f); + VDUP(vector, q, float, f, 32, 4, -HUGE_VALF); + + /* Apply the operator. */ + TEST_VRSQRTE(, float, f, 32, 2); + TEST_VRSQRTE(q, float, f, 32, 4); + +#undef CMT +#define CMT " FP special (-0, -infinity)" + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_fp3, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_fp3, CMT); +} + +int main (void) +{ + exec_vrsqrte (); + return 0; +} -- 2.1.4