Re: [PATCH v1] Support for SPARC M7 and VIS 4.0

[Eric Botcazou <ebotcazou@adacore.com>]

[-- Attachment #1: Type: text/plain, Size: 231 bytes --]

> Committed to trunk.  Thanks.

You're welcome.  Now backported onto the 6 branch, together with your previous 
patch for --with-cpu-{32,64}.

I have also attached an update for the wwwdocs module, OK to install?

-- 
Eric Botcazou

[-- Attachment #2: p.diff --]
[-- Type: text/x-patch, Size: 1173 bytes --]

Index: gcc-6/changes.html
===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-6/changes.html,v
retrieving revision 1.84
diff -u -r1.84 changes.html
--- gcc-6/changes.html	3 Jun 2016 08:25:44 -0000	1.84
+++ gcc-6/changes.html	8 Jun 2016 13:49:37 -0000
@@ -849,5 +849,23 @@
 	generation of PIE by default.</li>
   </ul>
 
+<h2><a name="6.2">GCC 6.2</a></h2>
+
+<p>This is the <a href="https://gcc.gnu.org/bugzilla/buglist.cgi?bug_status=RESOLVED&amp;resolution=FIXED&amp;target_milestone=6.2">list
+of problem reports (PRs)</a> from GCC's bug tracking system that are
+known to be fixed in the 6.2 release. This list might not be
+complete (that is, it is possible that some PRs that have been fixed
+are not listed here).</p>
+
+<h2>Target Specific Changes</h2>
+
+<h3>SPARC</h3>
+  <ul>
+    <li>Support for <code>--with-cpu-32</code> and <code>--with-cpu-64</code>
+        configure options has been added on bi-architecture platforms.</li>
+    <li>Support for the SPARC M7 (Niagara 7) processor has been added.</li>
+    <li>Support for the VIS 4.0 instruction set has been added.</li>
+  </ul>
+
 </body>
 </html>