public inbox for gcc-patches@gcc.gnu.org
 help / color / mirror / Atom feed
* [PATCH][GCC] arm: Enable Cortex-R52+ CPU
@ 2021-09-22  8:45 Przemyslaw Wirkus
  2021-09-22  8:58 ` Ramana Radhakrishnan
  0 siblings, 1 reply; 3+ messages in thread
From: Przemyslaw Wirkus @ 2021-09-22  8:45 UTC (permalink / raw)
  To: gcc-patches; +Cc: Richard Earnshaw, Ramana Radhakrishnan, Kyrylo Tkachov, nickc

[-- Attachment #1: Type: text/plain, Size: 429 bytes --]

Patch is adding Cortex-R52+ as 'cortex-r52plus' command line
flag for -mcpu option.

See: https://www.arm.com/products/silicon-ip-cpu/cortex-r/cortex-r52-plus

OK for master?

gcc/ChangeLog:

2021-09-22  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>

	* config/arm/arm-cpus.in: Add Cortex-R52+ CPU.
	* config/arm/arm-tables.opt: Regenerate.
	* config/arm/arm-tune.md: Regenerate.
	* doc/invoke.texi: Update docs.

[-- Attachment #2: rb14856.patch --]
[-- Type: application/octet-stream, Size: 3112 bytes --]

diff --git a/gcc/config/arm/arm-cpus.in b/gcc/config/arm/arm-cpus.in
index ab4b6acf5ea47b1c788dea8f7878141f2a4018cc..c866fb79c7201ab4053cb1012a1cb0e9ff5e04dd 100644
--- a/gcc/config/arm/arm-cpus.in
+++ b/gcc/config/arm/arm-cpus.in
@@ -1606,6 +1606,16 @@ begin cpu cortex-r52
  part d13
 end cpu cortex-r52
 
+begin cpu cortex-r52plus
+ cname cortexr52plus
+ tune flags LDSCHED
+ architecture armv8-r+crc+simd
+ option nofp.dp remove FP_DBL ALL_SIMD
+ costs cortex
+ vendor 41
+ part d16
+end cpu cortex-r52plus
+
 # FPU entries
 # format:
 # begin fpu <name>
diff --git a/gcc/config/arm/arm-tables.opt b/gcc/config/arm/arm-tables.opt
index 5692d4fb77ab8fd658a1958870ed847cbf86f0d2..8bb0c9f6a7bd9230e7b2de1e2ef4ed5177f89495 100644
--- a/gcc/config/arm/arm-tables.opt
+++ b/gcc/config/arm/arm-tables.opt
@@ -282,6 +282,9 @@ Enum(processor_type) String(cortex-m55) Value( TARGET_CPU_cortexm55)
 EnumValue
 Enum(processor_type) String(cortex-r52) Value( TARGET_CPU_cortexr52)
 
+EnumValue
+Enum(processor_type) String(cortex-r52plus) Value( TARGET_CPU_cortexr52plus)
+
 Enum
 Name(arm_arch) Type(int)
 Known ARM architectures (for use with the -march= option):
diff --git a/gcc/config/arm/arm-tune.md b/gcc/config/arm/arm-tune.md
index b9df8640654d222d2ec5d46e4718e8c729850bcb..6482833fc35b5758f66f2c7082e89c8ded250242 100644
--- a/gcc/config/arm/arm-tune.md
+++ b/gcc/config/arm/arm-tune.md
@@ -49,5 +49,5 @@ (define_attr "tune"
 	cortexx1,neoversen1,cortexa75cortexa55,
 	cortexa76cortexa55,neoversev1,neoversen2,
 	cortexm23,cortexm33,cortexm35p,
-	cortexm55,cortexr52"
+	cortexm55,cortexr52,cortexr52plus"
 	(const (symbol_ref "((enum attr_tune) arm_tune)")))
diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi
index eb1993e298e1da6035fa94dc508c123107ac1135..164f377b4028c2d764e746e7339aeef7075a180a 100644
--- a/gcc/doc/invoke.texi
+++ b/gcc/doc/invoke.texi
@@ -20211,8 +20211,8 @@ Permissible names are: @samp{arm7tdmi}, @samp{arm7tdmi-s}, @samp{arm710t},
 @samp{cortex-a57}, @samp{cortex-a72}, @samp{cortex-a73}, @samp{cortex-a75},
 @samp{cortex-a76}, @samp{cortex-a76ae}, @samp{cortex-a77},
 @samp{cortex-a78}, @samp{cortex-a78ae}, @samp{cortex-a78c},
-@samp{ares}, @samp{cortex-r4}, @samp{cortex-r4f},
-@samp{cortex-r5}, @samp{cortex-r7}, @samp{cortex-r8}, @samp{cortex-r52},
+@samp{ares}, @samp{cortex-r4}, @samp{cortex-r4f}, @samp{cortex-r5},
+@samp{cortex-r7}, @samp{cortex-r8}, @samp{cortex-r52}, @samp{cortex-r52plus},
 @samp{cortex-m0}, @samp{cortex-m0plus}, @samp{cortex-m1}, @samp{cortex-m3},
 @samp{cortex-m4}, @samp{cortex-m7}, @samp{cortex-m23}, @samp{cortex-m33},
 @samp{cortex-m35p}, @samp{cortex-m55}, @samp{cortex-x1},
@@ -20296,8 +20296,8 @@ Disables the floating-point and SIMD instructions on
 
 @item +nofp.dp
 Disables the double-precision component of the floating-point instructions
-on @samp{cortex-r5}, @samp{cortex-r7}, @samp{cortex-r8}, @samp{cortex-r52} and
-@samp{cortex-m7}.
+on @samp{cortex-r5}, @samp{cortex-r7}, @samp{cortex-r8}, @samp{cortex-r52},
+@samp{cortex-r52plus} and @samp{cortex-m7}.
 
 @item +nosimd
 Disables the SIMD (but not floating-point) instructions on

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH][GCC] arm: Enable Cortex-R52+ CPU
  2021-09-22  8:45 [PATCH][GCC] arm: Enable Cortex-R52+ CPU Przemyslaw Wirkus
@ 2021-09-22  8:58 ` Ramana Radhakrishnan
  2021-09-30 22:15   ` Przemyslaw Wirkus
  0 siblings, 1 reply; 3+ messages in thread
From: Ramana Radhakrishnan @ 2021-09-22  8:58 UTC (permalink / raw)
  To: Przemyslaw Wirkus, gcc-patches; +Cc: Richard Earnshaw, Kyrylo Tkachov, nickc

This is OK

Ramana

On 22/09/2021, 09:45, "Przemyslaw Wirkus" <Przemyslaw.Wirkus@arm.com> wrote:

    Patch is adding Cortex-R52+ as 'cortex-r52plus' command line
    flag for -mcpu option.

    See: https://www.arm.com/products/silicon-ip-cpu/cortex-r/cortex-r52-plus

    OK for master?

    gcc/ChangeLog:

    2021-09-22  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>

            * config/arm/arm-cpus.in: Add Cortex-R52+ CPU.
            * config/arm/arm-tables.opt: Regenerate.
            * config/arm/arm-tune.md: Regenerate.
            * doc/invoke.texi: Update docs.


^ permalink raw reply	[flat|nested] 3+ messages in thread

* RE: [PATCH][GCC] arm: Enable Cortex-R52+ CPU
  2021-09-22  8:58 ` Ramana Radhakrishnan
@ 2021-09-30 22:15   ` Przemyslaw Wirkus
  0 siblings, 0 replies; 3+ messages in thread
From: Przemyslaw Wirkus @ 2021-09-30 22:15 UTC (permalink / raw)
  To: Ramana Radhakrishnan, gcc-patches; +Cc: Richard Earnshaw, Kyrylo Tkachov, nickc

> Subject: Re: [PATCH][GCC] arm: Enable Cortex-R52+ CPU
> 
> This is OK

Applying as r52+ is now in Binutils.

commit cd08eae26ed23497ace5f4ee6f3a41eb5bd36c38

> Ramana
> 
> On 22/09/2021, 09:45, "Przemyslaw Wirkus" <Przemyslaw.Wirkus@arm.com>
> wrote:
> 
>     Patch is adding Cortex-R52+ as 'cortex-r52plus' command line
>     flag for -mcpu option.
> 
>     See: https://www.arm.com/products/silicon-ip-cpu/cortex-r/cortex-r52-
> plus
> 
>     OK for master?
> 
>     gcc/ChangeLog:
> 
>     2021-09-22  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>
> 
>             * config/arm/arm-cpus.in: Add Cortex-R52+ CPU.
>             * config/arm/arm-tables.opt: Regenerate.
>             * config/arm/arm-tune.md: Regenerate.
>             * doc/invoke.texi: Update docs.
> 


^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2021-09-30 22:15 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-09-22  8:45 [PATCH][GCC] arm: Enable Cortex-R52+ CPU Przemyslaw Wirkus
2021-09-22  8:58 ` Ramana Radhakrishnan
2021-09-30 22:15   ` Przemyslaw Wirkus

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).