From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from xry111.site (xry111.site [IPv6:2001:470:683e::1]) by sourceware.org (Postfix) with ESMTPS id CCC76385737B for ; Sun, 10 Jul 2022 03:43:22 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org CCC76385737B Received: from localhost.localdomain (xry111.site [IPv6:2001:470:683e::1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (P-256) server-signature ECDSA (P-384) server-digest SHA384) (Client did not present a certificate) (Authenticated sender: xry111@xry111.site) by xry111.site (Postfix) with ESMTPSA id C5EA766913; Sat, 9 Jul 2022 23:43:19 -0400 (EDT) Message-ID: <1e19f9ed89f6d61c36e3ee64c894cdb6d14c1e19.camel@xry111.site> Subject: Re: [PATCH v3] loongarch: fix mulsidi3_64bit instruction From: Xi Ruoyao To: Lulu Cheng , gcc-patches@gcc.gnu.org Cc: Chenghua Xu , Wang Xuerui Date: Sun, 10 Jul 2022 11:43:18 +0800 In-Reply-To: References: <243f46dcbef8c089e40e3860c50f5cf2f2699af8.camel@xry111.site> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.44.3 MIME-Version: 1.0 X-Spam-Status: No, score=-1.1 required=5.0 tests=BAYES_00, BODY_8BITS, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FROM_SUSPICIOUS_NTLD, KAM_SHORT, LIKELY_SPAM_FROM, PDS_OTHER_BAD_TLD, SPF_HELO_PASS, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sun, 10 Jul 2022 03:43:24 -0000 On Sun, 2022-07-10 at 09:45 +0800, Lulu Cheng wrote: >=20 > =E5=9C=A8 2022/7/9 =E4=B8=8A=E5=8D=8810:56, Xi Ruoyao =E5=86=99=E9=81=93: > > v3: Relax scan-assembler pattern in test case mulw_d_w.c.=C2=A0 It's > > because > > multiplication is Abelian and the compiler may switch the order of > > operands in the future. > > -- >8 -- > >=20 > > (mult (sign_extend:DI rj:SI) (sign_extend:DI rk:SI)) should be > > "mulw.d.w", not "mul.d". > >=20 > > gcc/ChangeLog: > >=20 > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0* config/loongarch/loon= garch.md (mulsidi3_64bit): Use > > mulw.d.w > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0instead of mul.d. > >=20 > > gcc/testsuite/ChangeLog: > >=20 > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0* gcc.target/loongarch/= mulw_d_w.c: New test. > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0* gcc.c-torture/execute= /mul-sext.c: New test. > > --- >=20 > I think there is no problem with this modification. >=20 > Thankes! >=20 Pushed r13-1591 and r12-8562. --=20 Xi Ruoyao School of Aerospace Science and Technology, Xidian University