From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-417438-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 40320 invoked by alias); 16 Dec 2015 14:48:36 -0000
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
Received: (qmail 40309 invoked by uid 89); 16 Dec 2015 14:48:35 -0000
Authentication-Results: sourceware.org; auth=none
X-Virus-Found: No
X-Spam-SWARE-Status: No, score=-1.8 required=5.0 tests=AWL,BAYES_00,SPF_PASS,T_RP_MATCHES_RCVD autolearn=ham version=3.3.2
X-HELO: cam-smtp0.cambridge.arm.com
Received: from fw-tnat.cambridge.arm.com (HELO cam-smtp0.cambridge.arm.com) (217.140.96.140) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with (AES256-SHA encrypted) ESMTPS; Wed, 16 Dec 2015 14:48:35 +0000
Received: from arm.com (e107456-lin.cambridge.arm.com [10.2.206.78])	by cam-smtp0.cambridge.arm.com (8.13.8/8.13.8) with ESMTP id tBGEmVWV005715;	Wed, 16 Dec 2015 14:48:31 GMT
Date: Wed, 16 Dec 2015 14:48:00 -0000
From: James Greenhalgh <james.greenhalgh@arm.com>
To: Wilco Dijkstra <Wilco.Dijkstra@arm.com>
Cc: GCC Patches <gcc-patches@gcc.gnu.org>, nd <nd@arm.com>
Subject: Re: [PATCH][AArch64] Avoid emitting zero immediate as zero register
Message-ID: <20151216144830.GB10510@arm.com>
References: <AM3PR08MB00882C8895DF304F13D8E10683210@AM3PR08MB0088.eurprd08.prod.outlook.com> <AM3PR08MB0088667C7B9EBB4A7B7AE49183EE0@AM3PR08MB0088.eurprd08.prod.outlook.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <AM3PR08MB0088667C7B9EBB4A7B7AE49183EE0@AM3PR08MB0088.eurprd08.prod.outlook.com>
User-Agent: Mutt/1.5.21 (2010-09-15)
X-IsSubscribed: yes
X-SW-Source: 2015-12/txt/msg01614.txt.bz2

On Tue, Dec 15, 2015 at 11:17:35AM +0000, Wilco Dijkstra wrote:
> ping
> 
> > -----Original Message-----
> > From: Wilco Dijkstra [mailto:wdijkstr@arm.com]
> > Sent: 28 October 2015 17:33
> > To: GCC Patches
> > Subject: [PATCH][AArch64] Avoid emitting zero immediate as zero register
> > 
> > Several instructions accidentally emit wzr/xzr even when the pattern
> > specifies an immediate. Fix this by removing the register specifier in
> > patterns that emit immediates.
> > 
> > Passes regression tests. OK for commit?
> > 
> > ChangeLog:
> > 2015-10-28  Wilco Dijkstra  <wdijkstr@arm.com>
> > 
> > 	* gcc/config/aarch64/aarch64.md (ccmp_and<mode>): Emit
> > 	immediate as %1.
> > 	(ccmp_ior<mode>): Likewise.
> > 	(add<mode>3_compare0): Likewise.
> > 	(addsi3_compare0_uxtw): Likewise.
> > 	(add<mode>3nr_compare0): Likewise.
> > 	(compare_neg<mode>): Likewise.
> > 	(<optab><mode>3): Likewise.

Remove the gcc/ from the ChangeLog entires. Otherwise, this is OK.

Thanks,
James