From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-504103-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 45082 invoked by alias); 1 Jul 2019 17:03:18 -0000
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
Received: (qmail 45067 invoked by uid 89); 1 Jul 2019 17:03:17 -0000
Authentication-Results: sourceware.org; auth=none
X-Spam-SWARE-Status: No, score=-2.3 required=5.0 tests=AWL,BAYES_00,SPF_PASS autolearn=ham version=3.3.1 spammy=cool
X-HELO: foss.arm.com
Received: from foss.arm.com (HELO foss.arm.com) (217.140.110.172) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Mon, 01 Jul 2019 17:03:16 +0000
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14])	by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 09E902B;	Mon,  1 Jul 2019 10:03:15 -0700 (PDT)
Received: from arm.com (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14])	by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 205E93F703;	Mon,  1 Jul 2019 10:03:14 -0700 (PDT)
Date: Mon, 01 Jul 2019 17:03:00 -0000
From: James Greenhalgh <james.greenhalgh@arm.com>
To: Joel Hutton <Joel.Hutton@arm.com>
Cc: GCC Patches <gcc-patches@gcc.gnu.org>,	Richard Sandiford <Richard.Sandiford@arm.com>,	Wilco Dijkstra <Wilco.Dijkstra@arm.com>,	Richard Earnshaw <Richard.Earnshaw@arm.com>, nd <nd@arm.com>
Subject: Re: [PING][AArch64] Use scvtf fbits option where appropriate
Message-ID: <20190701170311.GC23283@arm.com>
References: <VI1PR0801MB2127DDBC4002E79533DEAA6B83EF0@VI1PR0801MB2127.eurprd08.prod.outlook.com> <3157239f-48e6-bbd6-122c-d173b361bebd@arm.com> <a2963ff3-11e4-80b2-3985-c8a2b255b723@arm.com> <VI1PR0801MB21273E08FDEA3668B905C0D083EA0@VI1PR0801MB2127.eurprd08.prod.outlook.com> <mptfto7uldf.fsf@arm.com> <d5c7b8da-a2fc-353a-7609-1c5ec2d770a8@arm.com> <832dd1bd-89f9-ca98-7b88-d5b26f515d63@arm.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <832dd1bd-89f9-ca98-7b88-d5b26f515d63@arm.com>
User-Agent: Mutt/1.9.4 (2018-02-28)
X-IsSubscribed: yes
X-SW-Source: 2019-07/txt/msg00071.txt.bz2

On Wed, Jun 26, 2019 at 10:35:00AM +0100, Joel Hutton wrote:
> Ping, plus minor rework (mostly non-functional changes)
> 
> gcc/ChangeLog:
> 
> 2019-06-12  Joel Hutton  <Joel.Hutton@arm.com>
> 
>          * config/aarch64/aarch64-protos.h (aarch64_fpconst_pow2_recip): New prototype
>          * config/aarch64/aarch64.c (aarch64_fpconst_pow2_recip): New function
>          * config/aarch64/aarch64.md (*aarch64_<su_optab>cvtf<fcvt_target><GPF:mode>2_mult): New pattern

Cool; I learned a new instruction!

>          (*aarch64_<su_optab>cvtf<fcvt_iesize><GPF:mode>2_mult): New pattern
>          * config/aarch64/constraints.md (Dt): New constraint
>          * config/aarch64/predicates.md (aarch64_fpconst_pow2_recip): New predicate
> 
> gcc/testsuite/ChangeLog:
> 
> 2019-06-12  Joel Hutton  <Joel.Hutton@arm.com>
> 
>          * gcc.target/aarch64/fmul_scvtf_1.c: New test.

This testcase will fail on ILP32 targets where unsigned long will still
live in a 'w' register.

Thanks,
James