From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from gate.crashing.org (gate.crashing.org [63.228.1.57]) by sourceware.org (Postfix) with ESMTP id 2B9BB3857032; Tue, 15 Sep 2020 16:17:27 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org 2B9BB3857032 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=kernel.crashing.org Authentication-Results: sourceware.org; spf=fail smtp.mailfrom=segher@kernel.crashing.org Received: from gate.crashing.org (localhost.localdomain [127.0.0.1]) by gate.crashing.org (8.14.1/8.14.1) with ESMTP id 08FGGQv0019975; Tue, 15 Sep 2020 11:16:26 -0500 Received: (from segher@localhost) by gate.crashing.org (8.14.1/8.14.1/Submit) id 08FGGQPB019974; Tue, 15 Sep 2020 11:16:26 -0500 X-Authentication-Warning: gate.crashing.org: segher set sender to segher@kernel.crashing.org using -f Date: Tue, 15 Sep 2020 11:16:26 -0500 From: Segher Boessenkool To: Richard Biener Cc: luoxhu , GCC Patches , David Edelsohn , Bill Schmidt , linkw@gcc.gnu.org Subject: Re: [PATCH v2] rs6000: Expand vec_insert in expander instead of gimple [PR79251] Message-ID: <20200915161626.GN28786@gate.crashing.org> References: <98b124ee-b32d-71f7-a662-e0ce2520de6a@linux.ibm.com> <20200909134739.GX28786@gate.crashing.org> <20200909160057.GZ28786@gate.crashing.org> <572b36a7-2d52-2f46-05bd-140e16794a61@linux.ibm.com> <4013a2e0-2fe2-b626-31ae-f7325a9be678@linux.ibm.com> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.4.2.3i X-Spam-Status: No, score=-7.5 required=5.0 tests=BAYES_00, JMQ_SPF_NEUTRAL, KAM_DMARC_STATUS, TXREP, T_SPF_HELO_PERMERROR, T_SPF_PERMERROR autolearn=no autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 15 Sep 2020 16:17:28 -0000 On Tue, Sep 15, 2020 at 08:51:09AM +0200, Richard Biener wrote: > On Tue, Sep 15, 2020 at 5:56 AM luoxhu wrote: > > > u[n % 4] = i; > > > > > > I guess. Is the % 4 mandated by the vec_insert semantics btw? (As an aside -- please use "& 3" instead: that works fine if n is signed as well, but modulo doesn't. Maybe that is in the patch already, I didn't check, sorry.) > note this is why I asked about the actual CPU instruction - as I read > Seghers mail > the instruction modifies a vector register, not memory. But note that the builtin is not the same as the machine instruction -- here there shouldn't be a difference if compiling for a new enough ISA, but the builtin is available on anything with at least AltiVec. Segher