public inbox for gcc-patches@gcc.gnu.org
 help / color / mirror / Atom feed
* [PATCH v2 0/1] RISC-V: Add RVV (RISC-V 'V' Extension) support
@ 2022-05-31 10:33 juzhe.zhong
  2022-05-31 10:33 ` [PATCH v2 1/1] Add unit-stride load store intrinsics juzhe.zhong
  0 siblings, 1 reply; 2+ messages in thread
From: juzhe.zhong @ 2022-05-31 10:33 UTC (permalink / raw)
  To: gcc-patches; +Cc: kito.cheng, palmer, zhongjuzhe

From: zhongjuzhe <juzhe.zhong@rivai.ai>

This patch adds implementation which missed in the V1 patch.

*** BLURB HERE ***

zhongjuzhe (1):
  Add unit-stride load store intrinsics

 .../riscv/riscv-vector-builtins-functions.cc  | 80 +++++++++++++++++++
 .../riscv/riscv-vector-builtins-functions.def |  7 ++
 .../riscv/riscv-vector-builtins-functions.h   | 42 ++++++++++
 gcc/config/riscv/riscv-vector-builtins.cc     | 14 ++++
 4 files changed, 143 insertions(+)

-- 
2.36.1




^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2022-05-31 10:34 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-05-31 10:33 [PATCH v2 0/1] RISC-V: Add RVV (RISC-V 'V' Extension) support juzhe.zhong
2022-05-31 10:33 ` [PATCH v2 1/1] Add unit-stride load store intrinsics juzhe.zhong

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).