From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-lj1-x22c.google.com (mail-lj1-x22c.google.com [IPv6:2a00:1450:4864:20::22c]) by sourceware.org (Postfix) with ESMTPS id 256EB3858D39 for ; Thu, 10 Nov 2022 21:34:08 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 256EB3858D39 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=vrull.eu Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=vrull.eu Received: by mail-lj1-x22c.google.com with SMTP id t10so2458696ljj.0 for ; Thu, 10 Nov 2022 13:34:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=vrull.eu; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=xoQkxlT3RntfiXd5T493rARxsBRqlxn4YHuzoZGft1A=; b=Jh5CcnJeOLoApqeSAbsKT2kjTW+WLkiQ+U5CxFeaks89RoGvM8LVkvYGRp+kT313K0 tT2RlYE1h7bFIQ4M+e2/jPIn8q0qVsClv0XMVK4oRnQnzzccYxWakwMMOjbvGr0zs8hW DiMeDzh3qflxVlEA+SizZWBKN2drjlPcCevgKqxTPmrrMZQx3K3c3a+nt2B4fpz/vEQ/ DGXJ3Mv44u7sbD4i868XJwbg2pb/+sB6veF9yorItKLvVcVFqlnPKNEg++TGqEfq5FWf j/5ukadJ9+Iq5occB+N7hxBYqZYi82TZZuXeHtyjlWDLa8PoXDFxn1EMAyLJvmRLDO/y w5QQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=xoQkxlT3RntfiXd5T493rARxsBRqlxn4YHuzoZGft1A=; b=nzTLlufcuNxPQgJAqoRkZGgP/LDBMO+0exMbwTa5LeSXLitdLU3nBGGluPAHnclPlL Y+tpGRrNTsT1aEU7pfM4HN4bWoerHI8Gfe7LKY9rg4UxAq/q2Lbp31fVhBUuvTB30EIl Tx/F+2EkRDKmXCk3LPfGxxXTZNLDeyoefd+tkWg+0e18aREcWkKY/4b0VWXtR31th60U lkqgY3PkjXGEg2xQcDC3QsutXlgj3aMhbzjQpBr9RQR9dcFCwzCt+GKFmk8P3hewxDQ/ mBQTyDQjI/DO57HGESjZDUMtv9kDmuTnKpZMZy9Nywyu4aDHf0B5ryRw2LOPIs5lzns6 eJ7g== X-Gm-Message-State: ACrzQf0WpRVjcEhw1JFuWxI8wW4dxGh7Mko2XUx89p0LiQw442tNtRVX QCWrGM8gLw6q06oFo6caKY6xnaQggjFC2Mh9 X-Google-Smtp-Source: AMsMyM4bjKHe/48S5fARwQpVpbeM7IVHiHHwbXhDrud5COqmxUXVrAGg0JtbDTVteIu6qShG7Cz0JA== X-Received: by 2002:a05:651c:2321:b0:277:a9d:935a with SMTP id bi33-20020a05651c232100b002770a9d935amr8693961ljb.25.1668116046184; Thu, 10 Nov 2022 13:34:06 -0800 (PST) Received: from ubuntu-focal.. ([2a01:4f9:3a:1e26::2]) by smtp.gmail.com with ESMTPSA id a17-20020a19ca11000000b00492aefd73a5sm31925lfg.132.2022.11.10.13.34.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 10 Nov 2022 13:34:05 -0800 (PST) From: Philipp Tomsich To: gcc-patches@gcc.gnu.org Cc: Palmer Dabbelt , Vineet Gupta , Jeff Law , Christoph Muellner , Kito Cheng , Philipp Tomsich Subject: [PATCH v2] RISC-V: costs: support shift-and-add in strength-reduction Date: Thu, 10 Nov 2022 22:34:03 +0100 Message-Id: <20221110213403.3592364-1-philipp.tomsich@vrull.eu> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-12.3 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,JMQ_SPF_NEUTRAL,KAM_SHORT,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: The strength-reduction implementation in expmed.cc will assess the profitability of using shift-and-add using a RTL expression that wraps a MULT (with a power-of-2) in a PLUS. Unless the RISC-V rtx_costs function recognizes this as expressing a sh[123]add instruction, we will return an inflated cost---thus defeating the optimization. This change adds the necessary idiom recognition to provide an accurate cost for this for of expressing sh[123]add. Instead on expanding to li a5,200 mulw a0,a5,a0 with this change, the expression 'a * 200' is sythesized as: sh2add a0,a0,a0 // *5 = a + 4 * a sh2add a0,a0,a0 // *5 = a + 4 * a slli a0,a0,3 // *8 gcc/ChangeLog: * config/riscv/riscv.c (riscv_rtx_costs): Recognize shNadd, if expressed as a plus and multiplication with a power-of-2. Split costing for MINUS from PLUS. gcc/testsuite/ChangeLog: * gcc.target/riscv/zba-shNadd-07.c: New test. Signed-off-by: Philipp Tomsich --- Changes in v2: - Split rtx_costs calculation for MINUS from PLUS to ensure that (minus reg (ashift reg SHAMT)) is not mistaken for a shNadd - Add testcase gcc/config/riscv/riscv.cc | 19 ++++++++++++ .../gcc.target/riscv/zba-shNadd-07.c | 31 +++++++++++++++++++ 2 files changed, 50 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/zba-shNadd-07.c diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc index 3e2dc8192e4..2a94482b8ed 100644 --- a/gcc/config/riscv/riscv.cc +++ b/gcc/config/riscv/riscv.cc @@ -2428,6 +2428,12 @@ riscv_rtx_costs (rtx x, machine_mode mode, int outer_code, int opno ATTRIBUTE_UN return false; case MINUS: + if (float_mode_p) + *total = tune_param->fp_add[mode == DFmode]; + else + *total = riscv_binary_cost (x, 1, 4); + return false; + case PLUS: /* add.uw pattern for zba. */ if (TARGET_ZBA @@ -2451,6 +2457,19 @@ riscv_rtx_costs (rtx x, machine_mode mode, int outer_code, int opno ATTRIBUTE_UN *total = COSTS_N_INSNS (1); return true; } + /* Before strength-reduction, the shNadd can be expressed as the addition + of a multiplication with a power-of-two. If this case is not handled, + the strength-reduction in expmed.c will calculate an inflated cost. */ + if (TARGET_ZBA + && mode == word_mode + && GET_CODE (XEXP (x, 0)) == MULT + && REG_P (XEXP (XEXP (x, 0), 0)) + && CONST_INT_P (XEXP (XEXP (x, 0), 1)) + && IN_RANGE (pow2p_hwi (INTVAL (XEXP (XEXP (x, 0), 1))), 1, 3)) + { + *total = COSTS_N_INSNS (1); + return true; + } /* shNadd.uw pattern for zba. [(set (match_operand:DI 0 "register_operand" "=r") (plus:DI diff --git a/gcc/testsuite/gcc.target/riscv/zba-shNadd-07.c b/gcc/testsuite/gcc.target/riscv/zba-shNadd-07.c new file mode 100644 index 00000000000..98d35e1da9b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/zba-shNadd-07.c @@ -0,0 +1,31 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gc_zba -mabi=lp64 -O2" } */ + +unsigned long +f1 (unsigned long i) +{ + return i * 200; +} + +unsigned long +f2 (unsigned long i) +{ + return i * 783; +} + +unsigned long +f3 (unsigned long i) +{ + return i * 784; +} + +unsigned long +f4 (unsigned long i) +{ + return i * 1574; +} + +/* { dg-final { scan-assembler-times "sh2add" 2 } } */ +/* { dg-final { scan-assembler-times "sh1add" 2 } } */ +/* { dg-final { scan-assembler-times "slli" 5 } } */ +/* { dg-final { scan-assembler-times "mul" 1 } } */ -- 2.34.1