From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2072.outbound.protection.outlook.com [40.107.247.72]) by sourceware.org (Postfix) with ESMTPS id 4E85C3AA9416 for ; Thu, 17 Nov 2022 16:38:46 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 4E85C3AA9416 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=iUqVho4Jl97sPLgFZOXx0+Y32dmom1QaEOU3NwVzdUc=; b=5WsjTYweoXcjLTI0lxWIVQ+PpTz64QHU/1y3f/+WYzDOfs6EH7NPOyPrJbZx6CC+AIkXMhO2Zsx2m9YRsfvbHidayJjg4wJ5x/LYIiJw5WQg1dGtrlvAL5L7ml+uqW9u+AUa2cDPKan3dW8j/PV7Hu30NiifNv+skvpueUW3Ocw= Received: from AS9PR04CA0138.eurprd04.prod.outlook.com (2603:10a6:20b:48a::18) by GV2PR08MB8269.eurprd08.prod.outlook.com (2603:10a6:150:c2::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.6; Thu, 17 Nov 2022 16:38:43 +0000 Received: from VI1EUR03FT055.eop-EUR03.prod.protection.outlook.com (2603:10a6:20b:48a:cafe::6) by AS9PR04CA0138.outlook.office365.com (2603:10a6:20b:48a::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5813.13 via Frontend Transport; Thu, 17 Nov 2022 16:38:42 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by VI1EUR03FT055.mail.protection.outlook.com (100.127.144.130) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Thu, 17 Nov 2022 16:38:42 +0000 Received: ("Tessian outbound aeae1c7b66fd:v130"); Thu, 17 Nov 2022 16:38:42 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: bd6948523bc37a3c X-CR-MTA-TID: 64aa7808 Received: from fcdb210d0e59.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 63D8E2EE-C535-4B6C-B0C4-55269D6194EF.1; Thu, 17 Nov 2022 16:38:35 +0000 Received: from EUR05-AM6-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id fcdb210d0e59.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 17 Nov 2022 16:38:35 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ipJIe+ooWasm0ydPt3c5ZTZ08TC9CePptTvW2TPfZ3pFJLW8vHpvpjKalL8gNSfq2TdVptjFT1mTxiWt0TNdXnRyJXq3C0tsJ+zb1IJ3GZd5IqzcxfYRAC2FryhLGF2BvWs2sBTnVMXyv/5Q7adCW8hoMAYRoGTEscM3dnhxsm3fGKRDEh0qUPw9jjV+Laq9bg+67BJEr9SoWOMZkkotta+AfDYACo3ATy5WZVIrv7jEiEaP5VuA6qWUVinIodhGlulY0TODJpytUjeBj6K0sS2GnW/e9zOPaQaTJ97+4YT9XC19dhgK+o6yfn6bHl88jywQmzJjn9b+swRhk/0PQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=iUqVho4Jl97sPLgFZOXx0+Y32dmom1QaEOU3NwVzdUc=; b=E+FgRSowYVkGo3UwkGb7jORWyTfu1oid7wyfGpnpXyrb1iKhKfYc+h1XSxqV8JLImWtbgthUyv846Uu0bbv4HtDhheaQiN+xHgcY8oGCbaJtj0DAB2uH3FwujZxSLHHEz1wqxMgQOSoiLjmxH/d9bGx7HDgSYpckHYtuPr0p8a2SetI1IlBf5KKP8Mz0WcWvHcgVQseZ2SE7hFt6Llurp9ZsgxlnGg8Cv9zexDxohGX04UBIlcF5e8z/Tx2G8jvAiJDTthxuLLzGE+5M0KnUsMoli/xPhNwgTe84oI4ic7y7PMAYe0zZtZvxWqm8++vUw3b9X5KT9WMTMGa2Iw4L6w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=iUqVho4Jl97sPLgFZOXx0+Y32dmom1QaEOU3NwVzdUc=; b=5WsjTYweoXcjLTI0lxWIVQ+PpTz64QHU/1y3f/+WYzDOfs6EH7NPOyPrJbZx6CC+AIkXMhO2Zsx2m9YRsfvbHidayJjg4wJ5x/LYIiJw5WQg1dGtrlvAL5L7ml+uqW9u+AUa2cDPKan3dW8j/PV7Hu30NiifNv+skvpueUW3Ocw= Received: from DB8P191CA0020.EURP191.PROD.OUTLOOK.COM (2603:10a6:10:130::30) by PAXPR08MB6494.eurprd08.prod.outlook.com (2603:10a6:102:154::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.9; Thu, 17 Nov 2022 16:38:32 +0000 Received: from DBAEUR03FT048.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:130:cafe::b6) by DB8P191CA0020.outlook.office365.com (2603:10a6:10:130::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5813.17 via Frontend Transport; Thu, 17 Nov 2022 16:38:32 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DBAEUR03FT048.mail.protection.outlook.com (100.127.142.200) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5834.8 via Frontend Transport; Thu, 17 Nov 2022 16:38:32 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 17 Nov 2022 16:38:27 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 17 Nov 2022 16:38:26 +0000 Received: from e124257.nice.arm.com (10.34.105.24) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Thu, 17 Nov 2022 16:38:26 +0000 From: Andrea Corallo To: CC: , , Andrea Corallo Subject: [PATCH 24/35] arm: improve tests for vmladavaq* Date: Thu, 17 Nov 2022 17:37:58 +0100 Message-ID: <20221117163809.1009526-25-andrea.corallo@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221117163809.1009526-1-andrea.corallo@arm.com> References: <20221117163809.1009526-1-andrea.corallo@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DBAEUR03FT048:EE_|PAXPR08MB6494:EE_|VI1EUR03FT055:EE_|GV2PR08MB8269:EE_ X-MS-Office365-Filtering-Correlation-Id: 534a8f7f-6283-4045-c578-08dac8ba3064 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: RLR5R5ZLYkO6rUBCARotMQeaUTPfGAlB+wf58gYICouMvaNbWmfAb5inowBQ5ClsAv5pF5x2bDDll9tvEnKSuX3arT3vLaF1m41SIstjk77tjgFlwny5khVh3SRn9cUq03Sp9bMUmCdJdi60Ro4B8Td5TeMPVaYH7DzcBS3DgUGxKUa851tm7pP/J6jTj6Q2rOXyuB9wNmrbrZRhtAp1EpO9x41wz8P9EO5JVyX5i02lV3Wq2f3eONAp6bCiBFTjsSWSZHzIC8vPgwBvwFojCxx8JsNxH1G149tbywqz871nqPotFb3oEET8inyhWAl3dV6IEGYFf51cLv0sYxt2Ok3B4dsCI0I7CVkJLgsAhjyGcaaa2yXan/jT/2ihMA5uaw2QYkB+nY6F9uPLIokyXiZqnNpt+dQ4l2Cig9xtZwWa72SAupDynCsgoef9AYWArIIOd2Fl98cEjQ5rqu+dqJ7cBPhwGOwjOPZ3afkE3ubaMmEZf4OErxGP5vrWYj74YPe1bhLXuMhX+waSzHLmJzroo6R2tNkCoMr0DrG2Ss/F8lpho4buoaaW0yCVN8CnDdTN4qwGUSmU+/LgSAn41NwhUWb/wYWkg4Q3DlnNFahTBu/fsZ5w7o28/SHrrWinIVQL2jH9L9Hzm41L/gaViAcTeqiTbon5nN07fc1tjsULlgfO0F0ois/XQvciSzYaP4iaIPI1lRrlrA8BoanBCekJU8sJ9M0l74gj0NJ+A0BgiqqRBExxsfuorFuqSfbFo6SNagjXclbBy8+OgSB+j1n1aYUvXjf/Dwj66LwxJnZQPc4YbUdYOFlhWYGdjoy7 X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:nebula.arm.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230022)(4636009)(346002)(376002)(136003)(39860400002)(396003)(451199015)(46966006)(40470700004)(36840700001)(6666004)(2906002)(54906003)(6916009)(7696005)(70206006)(316002)(26005)(70586007)(4326008)(8676002)(41300700001)(336012)(2616005)(5660300002)(8936002)(1076003)(478600001)(186003)(426003)(83380400001)(44832011)(84970400001)(47076005)(30864003)(36860700001)(86362001)(82310400005)(82740400003)(81166007)(356005)(40480700001)(36756003)(40460700003)(36900700001);DIR:OUT;SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR08MB6494 X-MS-Exchange-Transport-CrossTenantHeadersStripped: VI1EUR03FT055.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: d870e773-7f12-4926-3a3d-08dac8ba2a50 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: BBhyDhw3W5n8IBqcEcpMAhxI3sEt+cX0D3o9ttEp3F1yAFhDtrVaaMwm8s9OcFetl2fYBp2CtYBj62oqQWL4dHPmjj8DP0lUlz6tMCTT6c33Z6ej+BIVw1lkVVzvPsA3Ry6xJ5Ixxo+eD4vftRaa3m5KYZyu1Y77+VbEaLZqfl3LTnv+Zf46O10dQv2R+oLGy4MyF9du0kV4Yqa6hFibr5gFkFZdcxEbONA96XNuyoCvK+bx6yHDDsk+4F/4VCjgQsB2Z0rLSfLFrD72QVVAhdHgiU8RqH4F/KuIVev7jOU/rv2ADy3zv63kiDfAejfDh8aKesxfONIeQtOF/2hieLBAyraUJDxSStAmS+QHZOdY2FYNNgnc1PxXAdb8mBCYLpAixwaApYJeAWx+EZ8LYM1egPs06HgedK+hp85bEt1xsWJTwGNdzJymvcPnTNAuW22UdthPvUu++9W/FVG6E+qJnn8YnmY6UxXN6trC6Su5zgO8i+qRj3cPNxKbWaDILqzbR3Oom/TYj1txz4wjVhLol+d7RgOGNBRBn0kZtx4jSwvYmaT5LUdOy1/67omTJyqVFKkzlCpsunN36AZJHh0t1QLfoxKH7Ymlbd9OXHyUxOJpkrtpYLGVTJmcNN6Bdq3bcyUdD5Tus4RJxbaDxJ+0lnpnnAlYVmD7kK43876NZ1mSbYVpFzWEdu9uKf0CgsAcQaY9wklnQeCtYO5hT6wvaQZPT2VRSvBuC+MljIIpWkYxl01+cubrHqiMYniXJet9OdVo98NfSFgo0wv+BQ== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(396003)(136003)(39860400002)(346002)(376002)(451199015)(36840700001)(40470700004)(46966006)(316002)(2616005)(8676002)(86362001)(30864003)(6916009)(4326008)(8936002)(47076005)(44832011)(41300700001)(54906003)(36756003)(36860700001)(5660300002)(40460700003)(40480700001)(336012)(82740400003)(426003)(186003)(70206006)(26005)(83380400001)(6666004)(7696005)(81166007)(70586007)(82310400005)(478600001)(1076003)(2906002)(84970400001);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Nov 2022 16:38:42.6323 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 534a8f7f-6283-4045-c578-08dac8ba3064 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: VI1EUR03FT055.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB8269 X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: gcc/testsuite/ChangeLog: * gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c: Improve tests. * gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c: Likewise. --- .../arm/mve/intrinsics/vmladavaq_p_s16.c | 33 ++++++++++--- .../arm/mve/intrinsics/vmladavaq_p_s32.c | 33 ++++++++++--- .../arm/mve/intrinsics/vmladavaq_p_s8.c | 33 ++++++++++--- .../arm/mve/intrinsics/vmladavaq_p_u16.c | 49 ++++++++++++++++--- .../arm/mve/intrinsics/vmladavaq_p_u32.c | 49 ++++++++++++++++--- .../arm/mve/intrinsics/vmladavaq_p_u8.c | 49 ++++++++++++++++--- .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 33 ++++++++++--- .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 33 ++++++++++--- .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 33 ++++++++++--- .../arm/mve/intrinsics/vmladavaxq_s16.c | 24 ++++++--- .../arm/mve/intrinsics/vmladavaxq_s32.c | 24 ++++++--- .../arm/mve/intrinsics/vmladavaxq_s8.c | 24 ++++++--- 12 files changed, 336 insertions(+), 81 deletions(-) diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c index e458204c41b..f3e5eba3b08 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c @@ -1,22 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) +foo (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) { - return vmladavaq_p_s16 (a, b, c, p); + return vmladavaq_p_s16 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.s16" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) +foo1 (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) { - return vmladavaq_p (a, b, c, p); + return vmladavaq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.s16" } } */ -/* { dg-final { scan-assembler "vmladavat.s16" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c index e3544787adb..71f6957bfc5 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c @@ -1,22 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) +foo (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) { - return vmladavaq_p_s32 (a, b, c, p); + return vmladavaq_p_s32 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.s32" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) +foo1 (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) { - return vmladavaq_p (a, b, c, p); + return vmladavaq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.s32" } } */ -/* { dg-final { scan-assembler "vmladavat.s32" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c index 1d4ca722f44..a74317aeff9 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c @@ -1,22 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) +foo (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) { - return vmladavaq_p_s8 (a, b, c, p); + return vmladavaq_p_s8 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.s8" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) +foo1 (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) { - return vmladavaq_p (a, b, c, p); + return vmladavaq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.s8" } } */ -/* { dg-final { scan-assembler "vmladavat.s8" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c index 91a11c8b8b1..9ac84d46a07 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c @@ -1,22 +1,57 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ uint32_t -foo (uint32_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p) +foo (uint32_t add, uint16x8_t m1, uint16x8_t m2, mve_pred16_t p) { - return vmladavaq_p_u16 (a, b, c, p); + return vmladavaq_p_u16 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.u16" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ uint32_t -foo1 (uint32_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p) +foo1 (uint32_t add, uint16x8_t m1, uint16x8_t m2, mve_pred16_t p) { - return vmladavaq_p (a, b, c, p); + return vmladavaq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.u16" } } */ -/* { dg-final { scan-assembler "vmladavat.u16" } } */ +/* +**foo2: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ +uint32_t +foo2 (uint16x8_t m1, uint16x8_t m2, mve_pred16_t p) +{ + return vmladavaq_p (1, m1, m2, p); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c index 0efe8d0902f..4a3d109ed90 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c @@ -1,22 +1,57 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ uint32_t -foo (uint32_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p) +foo (uint32_t add, uint32x4_t m1, uint32x4_t m2, mve_pred16_t p) { - return vmladavaq_p_u32 (a, b, c, p); + return vmladavaq_p_u32 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.u32" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ uint32_t -foo1 (uint32_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p) +foo1 (uint32_t add, uint32x4_t m1, uint32x4_t m2, mve_pred16_t p) { - return vmladavaq_p (a, b, c, p); + return vmladavaq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.u32" } } */ -/* { dg-final { scan-assembler "vmladavat.u32" } } */ +/* +**foo2: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ +uint32_t +foo2 (uint32x4_t m1, uint32x4_t m2, mve_pred16_t p) +{ + return vmladavaq_p (1, m1, m2, p); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c index a8da9b0d2ef..a17440f4675 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c @@ -1,22 +1,57 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ uint32_t -foo (uint32_t a, uint8x16_t b, uint8x16_t c, mve_pred16_t p) +foo (uint32_t add, uint8x16_t m1, uint8x16_t m2, mve_pred16_t p) { - return vmladavaq_p_u8 (a, b, c, p); + return vmladavaq_p_u8 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.u8" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ uint32_t -foo1 (uint32_t a, uint8x16_t b, uint8x16_t c, mve_pred16_t p) +foo1 (uint32_t add, uint8x16_t m1, uint8x16_t m2, mve_pred16_t p) { - return vmladavaq_p (a, b, c, p); + return vmladavaq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavat.u8" } } */ -/* { dg-final { scan-assembler "vmladavat.u8" } } */ +/* +**foo2: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavat.u8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ +uint32_t +foo2 (uint8x16_t m1, uint8x16_t m2, mve_pred16_t p) +{ + return vmladavaq_p (1, m1, m2, p); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c index 838717e3e43..f201d5fa047 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c @@ -1,22 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavaxt.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) +foo (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) { - return vmladavaxq_p_s16 (a, b, c, p); + return vmladavaxq_p_s16 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavaxt.s16" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavaxt.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) +foo1 (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) { - return vmladavaxq_p (a, b, c, p); + return vmladavaxq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavaxt.s16" } } */ -/* { dg-final { scan-assembler "vmladavaxt.s16" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c index a50c5ecf802..c90647a5064 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c @@ -1,22 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavaxt.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) +foo (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) { - return vmladavaxq_p_s32 (a, b, c, p); + return vmladavaxq_p_s32 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavaxt.s32" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavaxt.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) +foo1 (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) { - return vmladavaxq_p (a, b, c, p); + return vmladavaxq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavaxt.s32" } } */ -/* { dg-final { scan-assembler "vmladavaxt.s32" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c index e4705cecad9..57af7bc1c78 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c @@ -1,22 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavaxt.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) +foo (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) { - return vmladavaxq_p_s8 (a, b, c, p); + return vmladavaxq_p_s8 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavaxt.s8" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmladavaxt.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) +foo1 (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) { - return vmladavaxq_p (a, b, c, p); + return vmladavaxq_p (add, m1, m2, p); } -/* { dg-final { scan-assembler "vmladavaxt.s8" } } */ -/* { dg-final { scan-assembler "vmladavaxt.s8" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c index ffd542a062f..684580d1c36 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmladavax.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int16x8_t b, int16x8_t c) +foo (int32_t add, int16x8_t m1, int16x8_t m2) { - return vmladavaxq_s16 (a, b, c); + return vmladavaxq_s16 (add, m1, m2); } -/* { dg-final { scan-assembler "vmladavax.s16" } } */ +/* +**foo1: +** ... +** vmladavax.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int16x8_t b, int16x8_t c) +foo1 (int32_t add, int16x8_t m1, int16x8_t m2) { - return vmladavaxq (a, b, c); + return vmladavaxq (add, m1, m2); } -/* { dg-final { scan-assembler "vmladavax.s16" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c index b91e54d79e6..5d152647b55 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmladavax.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int32x4_t b, int32x4_t c) +foo (int32_t add, int32x4_t m1, int32x4_t m2) { - return vmladavaxq_s32 (a, b, c); + return vmladavaxq_s32 (add, m1, m2); } -/* { dg-final { scan-assembler "vmladavax.s32" } } */ +/* +**foo1: +** ... +** vmladavax.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int32x4_t b, int32x4_t c) +foo1 (int32_t add, int32x4_t m1, int32x4_t m2) { - return vmladavaxq (a, b, c); + return vmladavaxq (add, m1, m2); } -/* { dg-final { scan-assembler "vmladavax.s32" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c index 61949c416fc..71bcdc9b55e 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmladavax.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo (int32_t a, int8x16_t b, int8x16_t c) +foo (int32_t add, int8x16_t m1, int8x16_t m2) { - return vmladavaxq_s8 (a, b, c); + return vmladavaxq_s8 (add, m1, m2); } -/* { dg-final { scan-assembler "vmladavax.s8" } } */ +/* +**foo1: +** ... +** vmladavax.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32_t -foo1 (int32_t a, int8x16_t b, int8x16_t c) +foo1 (int32_t add, int8x16_t m1, int8x16_t m2) { - return vmladavaxq (a, b, c); + return vmladavaxq (add, m1, m2); } -/* { dg-final { scan-assembler "vmladavax.s8" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file -- 2.25.1