From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-pl1-x62a.google.com (mail-pl1-x62a.google.com [IPv6:2607:f8b0:4864:20::62a]) by sourceware.org (Postfix) with ESMTPS id 587A63858D32 for ; Mon, 16 Jan 2023 18:56:37 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 587A63858D32 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-pl1-x62a.google.com with SMTP id d3so31173069plr.10 for ; Mon, 16 Jan 2023 10:56:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=dJbT7zNaClx4GjbQmRhZuHjtXRyM50tI9HILZjHUTis=; b=Wx2eB7KleEbNGM2zahaCS8uN6y5cjt94qHLDa7KQWsS98CPSaorC3TmA6cyak3QcH3 vuCndqbl+vEXa72xlSq/b/8eCvwuSjY+c+ftjKVaWjSw9WEVFDkqkb9+DEj/rKIx3Gp8 pcPtztbvfP5/rISp7qwEsxNYLsT+ES9CQRsLBWWMWuALqM+wSEestsRLb0XUU7NHhQg9 VNFIdt1NNCBesBdgPTntF5nxLRSpV9pkV1LcR7CSZ1S5vbdQwisef481TMaf7fBlSwSP SAdu/WgN2ye0hwsrlZJ6e6edMqwMYOp1ywIgnOwMr12y/r7lCzSZGhK/5LNQjaRxG0Cr hVTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=dJbT7zNaClx4GjbQmRhZuHjtXRyM50tI9HILZjHUTis=; b=1y1DMoveBCXGJ5MMTiB7N26yW8bifnzqOrqjldl7iIT5HoOH4ysNbmQZp57ghksWjA NHiQFrc0uL9FGBDZYaMnbz7Tl9yc1Jn046LfKTgaJfqgoxK7QAqI8wFRqH2LPpZuRdKO z/i0EJfVmVbU8TB00dTGJYpfLhF3S9ZxmBIxfzvB1MnUy6PCOUup2PnZTbqIWXgnAIfi ynlqdS/5UvwOWWx2G5KlAxP+wROCr8mLwbS3AFFqElfccsVyPIdtbPMQf+OjDTK4F+NY 9tllRJYWAKzZFTKNd6Z0kRo+p8uLF7NlcuFn1KPKusWMM+oSsSE85N+c9i/aLnmdOzuY Rbiw== X-Gm-Message-State: AFqh2kp4dNs8wF+A2n8vt+Y4QA5vFxWoWvPSnXE0XrDLt5eFZzAzr2UX 5f4Wt2G2YbmEP4BSkAQq4245/FhLm3o= X-Google-Smtp-Source: AMrXdXs9d+eRZx38twtUWFBJekXc+TS8yDNlXwcp6CqvwxL8gnPFCaN0nGSmicJxmmji9xf5uB3OXw== X-Received: by 2002:a17:902:854a:b0:191:4539:d2c1 with SMTP id d10-20020a170902854a00b001914539d2c1mr20740681plo.47.1673895395884; Mon, 16 Jan 2023 10:56:35 -0800 (PST) Received: from gnu-cfl-3.localdomain ([172.58.28.209]) by smtp.gmail.com with ESMTPSA id u9-20020a170903124900b00174c1855cd9sm19602144plh.267.2023.01.16.10.56.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 16 Jan 2023 10:56:34 -0800 (PST) Received: from gnu-cfl-3.. (localhost [IPv6:::1]) by gnu-cfl-3.localdomain (Postfix) with ESMTP id 5039F740159; Mon, 16 Jan 2023 10:56:33 -0800 (PST) From: "H.J. Lu" To: gcc-patches@gcc.gnu.org Cc: Uros Bizjak Subject: [PATCH] x86: Disable -mforce-indirect-call for PIC in 32-bit mode Date: Mon, 16 Jan 2023 10:56:33 -0800 Message-Id: <20230116185633.159901-1-hjl.tools@gmail.com> X-Mailer: git-send-email 2.39.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-3025.7 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,GIT_PATCH_0,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: -mforce-indirect-call generates invalid instruction in 32-bit MI thunk since there are no available scratch registers in 32-bit PIC mode. Disable -mforce-indirect-call for PIC in 32-bit mode when generating MI thunk. gcc/ PR target/105980 * config/i386/i386.cc (x86_output_mi_thunk): Disable -mforce-indirect-call for PIC in 32-bit mode. gcc/testsuite/ PR target/105980 * g++.target/i386/pr105980.C: New test. --- gcc/config/i386/i386.cc | 6 ++++++ gcc/testsuite/g++.target/i386/pr105980.C | 8 ++++++++ 2 files changed, 14 insertions(+) create mode 100644 gcc/testsuite/g++.target/i386/pr105980.C diff --git a/gcc/config/i386/i386.cc b/gcc/config/i386/i386.cc index 19fb03cfd44..3cacf738c4a 100644 --- a/gcc/config/i386/i386.cc +++ b/gcc/config/i386/i386.cc @@ -21480,6 +21480,7 @@ x86_output_mi_thunk (FILE *file, tree thunk_fndecl, HOST_WIDE_INT delta, rtx this_reg, tmp, fnaddr; unsigned int tmp_regno; rtx_insn *insn; + int saved_flag_force_indirect_call = flag_force_indirect_call; if (TARGET_64BIT) tmp_regno = R10_REG; @@ -21492,6 +21493,9 @@ x86_output_mi_thunk (FILE *file, tree thunk_fndecl, HOST_WIDE_INT delta, tmp_regno = DX_REG; else tmp_regno = CX_REG; + + if (flag_pic) + flag_force_indirect_call = 0; } emit_note (NOTE_INSN_PROLOGUE_END); @@ -21659,6 +21663,8 @@ x86_output_mi_thunk (FILE *file, tree thunk_fndecl, HOST_WIDE_INT delta, final (insn, file, 1); final_end_function (); assemble_end_function (thunk_fndecl, fnname); + + flag_force_indirect_call = saved_flag_force_indirect_call; } static void diff --git a/gcc/testsuite/g++.target/i386/pr105980.C b/gcc/testsuite/g++.target/i386/pr105980.C new file mode 100644 index 00000000000..d8dbc332ea2 --- /dev/null +++ b/gcc/testsuite/g++.target/i386/pr105980.C @@ -0,0 +1,8 @@ +// { dg-do assemble { target { fpic } } } +// { dg-options "-O0 -fpic -mforce-indirect-call" } + +struct A { + virtual ~A(); +}; +struct B : virtual A {}; +void bar() { B(); } -- 2.39.0