From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from smtpbgbr2.qq.com (smtpbgbr2.qq.com [54.207.22.56]) by sourceware.org (Postfix) with ESMTPS id 27D243858D20 for ; Wed, 8 Feb 2023 20:58:45 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 27D243858D20 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp87t1675889919t71lzafw Received: from rios-cad5.localdomain ( [58.60.1.11]) by bizesmtp.qq.com (ESMTP) with id ; Thu, 09 Feb 2023 04:58:38 +0800 (CST) X-QQ-SSF: 01400000000000E0L000000A0000000 X-QQ-FEAT: q+EIYT+FhZpSgu/YZqF7zAPMDMkZw0Wq3/yRUV/HB9YB+QXvBU7c5dzCeNJ/A eiiFOjIGdsY2dA7BrGo32u/btv2I8UFeOD7Q4YpI4tH8W4HSHlhj5e/95orWSm8Z8/Iw1cO sj00BWvF6hoGhCv6zw5MObhRPHqEfo7ze6oWRjuUvy8IcfVPaLyZmFuQtYe2+6aaMwQ/jad nusr8nkJY1Jx3GW2lIk9heDxU7WMP+fSLvpkacBboCwjeF1s5UuGjyARSJZuscXFYEFCsFB 8pC0nFSuwP4OQN84744lauqV/Iwg8qmEKP+4xfX8Yvv77Y3EU+4lEyDIEHeOyDFC/afnFFl 42IsqCySr+MHLwcnCOBNzFGPMnxkkYEqfmYQ5cSfztD+GcT2ec= X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vmsbc C++ API tests Date: Thu, 9 Feb 2023 04:58:37 +0800 Message-Id: <20230208205837.271078-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.8 required=5.0 tests=BAYES_00,GIT_PATCH_0,KAM_DMARC_STATUS,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * g++.target/riscv/rvv/base/vmsbc_vv-1.C: New test. * g++.target/riscv/rvv/base/vmsbc_vv-2.C: New test. * g++.target/riscv/rvv/base/vmsbc_vv-3.C: New test. * g++.target/riscv/rvv/base/vmsbc_vvm-1.C: New test. * g++.target/riscv/rvv/base/vmsbc_vvm-2.C: New test. * g++.target/riscv/rvv/base/vmsbc_vvm-3.C: New test. * g++.target/riscv/rvv/base/vmsbc_vx_rv32-1.C: New test. * g++.target/riscv/rvv/base/vmsbc_vx_rv32-2.C: New test. * g++.target/riscv/rvv/base/vmsbc_vx_rv32-3.C: New test. * g++.target/riscv/rvv/base/vmsbc_vx_rv64-1.C: New test. * g++.target/riscv/rvv/base/vmsbc_vx_rv64-2.C: New test. * g++.target/riscv/rvv/base/vmsbc_vx_rv64-3.C: New test. * g++.target/riscv/rvv/base/vmsbc_vxm_rv32-1.C: New test. * g++.target/riscv/rvv/base/vmsbc_vxm_rv32-2.C: New test. * g++.target/riscv/rvv/base/vmsbc_vxm_rv32-3.C: New test. * g++.target/riscv/rvv/base/vmsbc_vxm_rv64-1.C: New test. * g++.target/riscv/rvv/base/vmsbc_vxm_rv64-2.C: New test. * g++.target/riscv/rvv/base/vmsbc_vxm_rv64-3.C: New test. --- .../g++.target/riscv/rvv/base/vmsbc_vv-1.C | 292 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vmsbc_vv-2.C | 292 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vmsbc_vv-3.C | 292 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vmsbc_vvm-1.C | 292 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vmsbc_vvm-2.C | 292 ++++++++++++++++++ .../g++.target/riscv/rvv/base/vmsbc_vvm-3.C | 292 ++++++++++++++++++ .../riscv/rvv/base/vmsbc_vx_rv32-1.C | 289 +++++++++++++++++ .../riscv/rvv/base/vmsbc_vx_rv32-2.C | 289 +++++++++++++++++ .../riscv/rvv/base/vmsbc_vx_rv32-3.C | 289 +++++++++++++++++ .../riscv/rvv/base/vmsbc_vx_rv64-1.C | 292 ++++++++++++++++++ .../riscv/rvv/base/vmsbc_vx_rv64-2.C | 292 ++++++++++++++++++ .../riscv/rvv/base/vmsbc_vx_rv64-3.C | 292 ++++++++++++++++++ .../riscv/rvv/base/vmsbc_vxm_rv32-1.C | 289 +++++++++++++++++ .../riscv/rvv/base/vmsbc_vxm_rv32-2.C | 289 +++++++++++++++++ .../riscv/rvv/base/vmsbc_vxm_rv32-3.C | 289 +++++++++++++++++ .../riscv/rvv/base/vmsbc_vxm_rv64-1.C | 292 ++++++++++++++++++ .../riscv/rvv/base/vmsbc_vxm_rv64-2.C | 292 ++++++++++++++++++ .../riscv/rvv/base/vmsbc_vxm_rv64-3.C | 292 ++++++++++++++++++ 18 files changed, 5238 insertions(+) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-3.C diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-1.C new file mode 100644 index 00000000000..b90a5183d72 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,vint8mf8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,vint8mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,vint8mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,vint8m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,vint8m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,vint8m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,vint8m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,vint16mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,vint16mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,vint16m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,vint16m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,vint16m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,vint16m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,vint32mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,vint32m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,vint32m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,vint32m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,vint32m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,vint64m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,vint64m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,vint64m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,vint64m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-2.C new file mode 100644 index 00000000000..6c7d2720c66 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,vint8mf8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,vint8mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,vint8mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,vint8m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,vint8m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,vint8m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,vint8m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,vint16mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,vint16mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,vint16m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,vint16m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,vint16m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,vint16m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,vint32mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,vint32m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,vint32m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,vint32m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,vint32m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,vint64m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,vint64m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,vint64m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,vint64m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-3.C new file mode 100644 index 00000000000..a2e931c8f1f --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vv-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,vint8mf8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,vint8mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,vint8mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,vint8m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,vint8m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,vint8m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,vint8m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,vint16mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,vint16mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,vint16m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,vint16m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,vint16m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,vint16m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,vint32mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,vint32m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,vint32m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,vint32m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,vint32m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,vint64m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,vint64m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,vint64m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,vint64m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,vuint8mf8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,vuint8mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,vuint8mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,vuint8m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,vuint8m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,vuint8m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,vuint8m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,vuint16mf4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,vuint16mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,vuint16m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,vuint16m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,vuint16m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,vuint16m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,vuint32mf2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,vuint32m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,vuint32m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,vuint32m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,vuint32m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,vuint64m1_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,vuint64m2_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,vuint64m4_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,vuint64m8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-1.C new file mode 100644 index 00000000000..f49cc379eec --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,vint8mf8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,vint8mf4_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,vint8mf2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,vint8m1_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,vint8m2_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,vint8m4_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,vint8m8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,vint16mf4_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,vint16mf2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,vint16m1_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,vint16m2_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,vint16m4_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,vint16m8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,vint32mf2_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,vint32m1_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,vint32m2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,vint32m4_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,vint32m8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,vint64m1_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,vint64m2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,vint64m4_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,vint64m8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,vuint8mf8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,vuint8mf4_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,vuint8mf2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,vuint8m1_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,vuint8m2_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,vuint8m4_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,vuint8m8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,vuint16mf4_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,vuint16mf2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,vuint16m1_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,vuint16m2_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,vuint16m4_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,vuint16m8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,vuint32mf2_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,vuint32m1_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,vuint32m2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,vuint32m4_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,vuint32m8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,vuint64m1_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,vuint64m2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,vuint64m4_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,vuint64m8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-2.C new file mode 100644 index 00000000000..c8e23b99c4e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,vint8mf8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,vint8mf4_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,vint8mf2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,vint8m1_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,vint8m2_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,vint8m4_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,vint8m8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,vint16mf4_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,vint16mf2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,vint16m1_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,vint16m2_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,vint16m4_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,vint16m8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,vint32mf2_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,vint32m1_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,vint32m2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,vint32m4_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,vint32m8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,vint64m1_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,vint64m2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,vint64m4_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,vint64m8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,vuint8mf8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,vuint8mf4_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,vuint8mf2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,vuint8m1_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,vuint8m2_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,vuint8m4_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,vuint8m8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,vuint16mf4_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,vuint16mf2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,vuint16m1_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,vuint16m2_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,vuint16m4_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,vuint16m8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,vuint32mf2_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,vuint32m1_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,vuint32m2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,vuint32m4_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,vuint32m8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,vuint64m1_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,vuint64m2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,vuint64m4_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,vuint64m8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-3.C new file mode 100644 index 00000000000..175c72b3b10 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vvm-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,vint8mf8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,vint8mf4_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,vint8mf2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,vint8m1_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,vint8m2_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,vint8m4_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,vint8m8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,vint16mf4_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,vint16mf2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,vint16m1_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,vint16m2_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,vint16m4_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,vint16m8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,vint32mf2_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,vint32m1_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,vint32m2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,vint32m4_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,vint32m8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,vint64m1_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,vint64m2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,vint64m4_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,vint64m8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,vuint8mf8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,vuint8mf4_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,vuint8mf2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,vuint8m1_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,vuint8m2_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,vuint8m4_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,vuint8m8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,vuint16mf4_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,vuint16mf2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,vuint16m1_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,vuint16m2_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,vuint16m4_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,vuint16m8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,vuint32mf2_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,vuint32m1_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,vuint32m2_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,vuint32m4_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,vuint32m8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,vuint64m1_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,vuint64m2_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,vuint64m4_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,vuint64m8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-1.C new file mode 100644 index 00000000000..5de53e3f948 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-1.C @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 8 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-2.C new file mode 100644 index 00000000000..9eb3ca6abee --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-2.C @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 8 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-3.C new file mode 100644 index 00000000000..19cd0b9abff --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv32-3.C @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vmsbc\.vv\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 8 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-1.C new file mode 100644 index 00000000000..34db39e19de --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-2.C new file mode 100644 index 00000000000..3e8189b2636 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-3.C new file mode 100644 index 00000000000..f4d252b24dc --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vx_rv64-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,size_t vl) +{ + return __riscv_vmsbc(op1,op2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-1.C new file mode 100644 index 00000000000..9b8e942a9db --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-1.C @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 8 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-2.C new file mode 100644 index 00000000000..6d560fcd482 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-2.C @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 8 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-3.C new file mode 100644 index 00000000000..363d34253de --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv32-3.C @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vmsbc\.vvm\s+v[0-9]+,\s*v[0-9]+,\s*v[0-9]+,\s*v[0-9]+\s+} 8 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-1.C new file mode 100644 index 00000000000..a37f49d881e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-1.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-2.C new file mode 100644 index 00000000000..cd47571f49a --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-2.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-3.C new file mode 100644 index 00000000000..892df21c01e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vmsbc_vxm_rv64-3.C @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool64_t test___riscv_vmsbc(vint8mf8_t op1,int8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint8mf4_t op1,int8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint8mf2_t op1,int8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint8m1_t op1,int8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint8m2_t op1,int8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vint8m4_t op1,int8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool1_t test___riscv_vmsbc(vint8m8_t op1,int8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint16mf4_t op1,int16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint16mf2_t op1,int16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint16m1_t op1,int16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint16m2_t op1,int16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint16m4_t op1,int16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vint16m8_t op1,int16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint32mf2_t op1,int32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint32m1_t op1,int32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint32m2_t op1,int32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint32m4_t op1,int32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vint32m8_t op1,int32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vint64m1_t op1,int64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vint64m2_t op1,int64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vint64m4_t op1,int64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vint64m8_t op1,int64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint8mf8_t op1,uint8_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint8mf4_t op1,uint8_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint8mf2_t op1,uint8_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint8m1_t op1,uint8_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint8m2_t op1,uint8_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vuint8m4_t op1,uint8_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool1_t test___riscv_vmsbc(vuint8m8_t op1,uint8_t op2,vbool1_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint16mf4_t op1,uint16_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint16mf2_t op1,uint16_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint16m1_t op1,uint16_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint16m2_t op1,uint16_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint16m4_t op1,uint16_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool2_t test___riscv_vmsbc(vuint16m8_t op1,uint16_t op2,vbool2_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint32mf2_t op1,uint32_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint32m1_t op1,uint32_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint32m2_t op1,uint32_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint32m4_t op1,uint32_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool4_t test___riscv_vmsbc(vuint32m8_t op1,uint32_t op2,vbool4_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool64_t test___riscv_vmsbc(vuint64m1_t op1,uint64_t op2,vbool64_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool32_t test___riscv_vmsbc(vuint64m2_t op1,uint64_t op2,vbool32_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool16_t test___riscv_vmsbc(vuint64m4_t op1,uint64_t op2,vbool16_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + +vbool8_t test___riscv_vmsbc(vuint64m8_t op1,uint64_t op2,vbool8_t borrowin,size_t vl) +{ + return __riscv_vmsbc(op1,op2,borrowin,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmsbc\.vxm\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+\s+} 2 } } */ -- 2.36.3