From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-pl1-x630.google.com (mail-pl1-x630.google.com [IPv6:2607:f8b0:4864:20::630]) by sourceware.org (Postfix) with ESMTPS id D58243858D1E for ; Sun, 12 Feb 2023 11:34:08 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D58243858D1E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=sifive.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=sifive.com Received: by mail-pl1-x630.google.com with SMTP id o8so8555280pls.11 for ; Sun, 12 Feb 2023 03:34:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=ToLYmAe5ufoY88dUhHDv/poSqZZCvuzy/Er9Cy74ZZM=; b=jaebM2Ouy+LQg3/cx2jwojR58qEwXtzibkiqvb8EYVCWLXnYPlV/mckMOebqENyoRw fRhf1TyTIRDtPzOV5Yk581rBBRH5SVaS8WA8eaJGVa06G6a++RNUfKdqOfiMnMmC2i5H X4ExFLq73ff8NPtSqPMPGdYmMWHWy66uFpM1JcA5ksEl5cHrA5rdJnlXzI9dPAO05Vv1 NwC4bjJtlnsJioRuYvIXuNPFSCyU1/4WCAUtx5QoTkkxH2FvcgBrOyucXapgcAg3BN+o eNUTonNrSb+PKNuUdPs29E3wvQ5LmPXZ4FVFwPphQDyAMYt5qSVx1PhdpywDIwPKdufq PD0A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=ToLYmAe5ufoY88dUhHDv/poSqZZCvuzy/Er9Cy74ZZM=; b=E5rDfB+nDiUCZM8MmdoFOOY/n+t8DFJtfEnUSXFYA5XatcYixUJQdkd1CGnFlG5v/S D0M11g2F/tn9gWpp07hfFRYCgP41rk5waRyDhVeg3PFqfPgzeGKi8caSGwRHxG05Ut0O 7Pb6GjG3unlmZjn/V+seKVvGrdWjp26Vtd38SwAaLV8QQRcaZrikSvZnOkzVonlPau8h XdAO6jYuEBUS530wVZe0ri345brY0hljjQPM/N9UciMC5WOUdfkTb1izbR97o8WutR0r R/GNM9eWpBOy5WuvpwOXFX5gjtUPHVvLEVHbJ908NDi9w6kxYklE8IGXCE3trEQDOnxD m3Iw== X-Gm-Message-State: AO0yUKUUJdRX5NQna7i1fx+eze3AcojMDBXFzwmB7Zmf2rMUdaMXaE5q eDDZkhfwyslqOFeL6/2WHo/n/UfQWl6qNysNE8WXONPJ6boatw6BMDyhe8P98On7tqyPlj/Le1P dOLAp+Dyr8xpiPcqxYexnJ98nhkBPPBQzkaR2u1GCO444ZkpHNsq1uVny7EZKK913L8tuLErN5t bQ X-Google-Smtp-Source: AK7set8l04G2nW4euvij7+UNzop3qsxtqOmmqMH4uVNiX6uEWoScHA8cDxkSJq09Tcp/yaBaj3JWTw== X-Received: by 2002:a17:90b:4c88:b0:230:b760:9a53 with SMTP id my8-20020a17090b4c8800b00230b7609a53mr22413822pjb.13.1676201646558; Sun, 12 Feb 2023 03:34:06 -0800 (PST) Received: from hsinchu02.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id m187-20020a633fc4000000b004faf33e2758sm337300pga.40.2023.02.12.03.34.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 12 Feb 2023 03:34:05 -0800 (PST) From: Kito Cheng To: gcc-patches@gcc.gnu.org, kito.cheng@gmail.com, jim.wilson.gcc@gmail.com, palmer@dabbelt.com, andrew@sifive.com, juzhe.zhong@rivai.ai Cc: Kito Cheng Subject: [PATCH] RISC-V: Handle vlenb correctly in unwinding Date: Sun, 12 Feb 2023 19:33:59 +0800 Message-Id: <20230212113359.18239-1-kito.cheng@sifive.com> X-Mailer: git-send-email 2.37.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-13.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,KAM_SHORT,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: gcc/ChangeLog: * config/riscv/riscv.h (RISCV_DWARF_VLENB): New. (DWARF_FRAME_REGISTERS): New. (DWARF_REG_TO_UNWIND_COLUMN): New. libgcc/ChangeLog: * config.host (riscv*-*-*): Add config/riscv/value-unwind.h. * config/riscv/value-unwind.h: New. --- gcc/config/riscv/riscv.h | 7 ++++++ libgcc/config.host | 3 +++ libgcc/config/riscv/value-unwind.h | 39 ++++++++++++++++++++++++++++++ 3 files changed, 49 insertions(+) create mode 100644 libgcc/config/riscv/value-unwind.h diff --git a/gcc/config/riscv/riscv.h b/gcc/config/riscv/riscv.h index 120faf17c06..5bc7f2f467d 100644 --- a/gcc/config/riscv/riscv.h +++ b/gcc/config/riscv/riscv.h @@ -1088,4 +1088,11 @@ extern void riscv_remove_unneeded_save_restore_calls (void); #define REGMODE_NATURAL_SIZE(MODE) riscv_regmode_natural_size (MODE) +#define RISCV_DWARF_VLENB (4096 + 0xc22) + +#define DWARF_FRAME_REGISTERS (FIRST_PSEUDO_REGISTER + 1 /* VLENB */) + +#define DWARF_REG_TO_UNWIND_COLUMN(REGNO) \ + ((REGNO == RISCV_DWARF_VLENB) ? (FIRST_PSEUDO_REGISTER + 1) : REGNO) + #endif /* ! GCC_RISCV_H */ diff --git a/libgcc/config.host b/libgcc/config.host index 70d47e08e40..b9975de9023 100644 --- a/libgcc/config.host +++ b/libgcc/config.host @@ -1559,6 +1559,9 @@ aarch64*-*-*) # ILP32 needs an extra header for unwinding tm_file="${tm_file} aarch64/value-unwind.h" ;; +riscv*-*-*) + tm_file="${tm_file} riscv/value-unwind.h" + ;; esac # Setup to build a shared libgcc for VxWorks when that was requested, diff --git a/libgcc/config/riscv/value-unwind.h b/libgcc/config/riscv/value-unwind.h new file mode 100644 index 00000000000..d7efdc14e6f --- /dev/null +++ b/libgcc/config/riscv/value-unwind.h @@ -0,0 +1,39 @@ +/* Store register values as _Unwind_Word type in DWARF2 EH unwind context. + Copyright (C) 2023 Free Software Foundation, Inc. + + This file is part of GCC. + + GCC is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published + by the Free Software Foundation; either version 3, or (at your + option) any later version. + + GCC is distributed in the hope that it will be useful, but WITHOUT + ANY WARRANTY; without even the implied warranty of MERCHANTABILITY + or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public + License for more details. + + Under Section 7 of GPL version 3, you are granted additional + permissions described in the GCC Runtime Library Exception, version + 3.1, as published by the Free Software Foundation. + + You should have received a copy of the GNU General Public License and + a copy of the GCC Runtime Library Exception along with this program; + see the files COPYING3 and COPYING.RUNTIME respectively. If not, see + . */ + +/* Return the value of the VLENB register. This should only be + called if we know this is an vector extension enabled RISC-V host. */ +static inline long +riscv_vlenb (void) +{ + register long vlenb asm ("a0"); + /* 0xc2202573 == csrr a0, 0xc22 */ + asm (".insn 0xc2202573" : "=r"(vlenb)); + return vlenb; +} + +/* Lazily provide a value for VLENB, so that we don't try to execute RVV + instructions unless we know they're needed. */ +#define DWARF_LAZY_REGISTER_VALUE(REGNO, VALUE) \ + ((REGNO) == RISCV_DWARF_VLENB && ((*VALUE) = riscv_vlenb (), 1)) -- 2.37.2