From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from smtpbgeu2.qq.com (smtpbgeu2.qq.com [18.194.254.142]) by sourceware.org (Postfix) with ESMTPS id 674353858D1E for ; Tue, 14 Feb 2023 13:56:19 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 674353858D1E Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp62t1676382974t8kd8hcw Received: from rios-cad5.localdomain ( [58.60.1.11]) by bizesmtp.qq.com (ESMTP) with id ; Tue, 14 Feb 2023 21:56:13 +0800 (CST) X-QQ-SSF: 01400000002000E0L000B00A0000000 X-QQ-FEAT: G46xFj+wOV+Dy4IqfuE8KcVFE/LjelgTvIu7sHp0UHZI/k4wgSG/kemQsIelk PXo6+BMDjMAmJaaO4Yhqgl7hplGF7QUemJ2/S6pVjMQPtPgE8MWlsD1JynlOavGqhFpcW/g ZAXMlVRC8ATV+/ICGkbJgztjtfubSsvLNj13WmOmBas8W2MlXGnrSgBqaFTkN9sobCHazb5 fhFIMcfobL/OKjXCtMc8Paa7ZsHSevhIw98VgigoIolvGyh5lTrQOpb1wihX+qo8v3kYcm/ iqOkNC5T1STlSbEmYWr0kFFPo54jMGl5YHky08qx/TWx5+fJOa5vUMWwdDQLYzSpUiKN3JF 2DgNhzguiP+wLaOHpgP81pvV8J5SwnV0fFU2+oDzKYOoVJEi4Uz5U7bZTu/Isp4rCja54Zs X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vnmsac rv64 C api tests Date: Tue, 14 Feb 2023 21:56:12 +0800 Message-Id: <20230214135612.146539-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.9 required=5.0 tests=BAYES_00,GIT_PATCH_0,KAM_DMARC_STATUS,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_PASS,TXREP,T_SPF_HELO_TEMPERROR autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-3.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-3.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_rv64-3.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-3.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-3.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c: New test. --- .../riscv/rvv/base/vnmsac_vx_m_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_m_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_m_rv64-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_mu_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_mu_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_mu_rv64-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_rv64-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tu_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tu_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tu_rv64-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tum_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tum_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tum_rv64-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c | 292 ++++++++++++++++++ 18 files changed, 5256 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-1.c new file mode 100644 index 00000000000..f1832ad689c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_m(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_m(mask,vd,rs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_m(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_m(mask,vd,rs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_m(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_m(mask,vd,rs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_m(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_m(mask,vd,rs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_m(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_m(mask,vd,rs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_m(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_m(mask,vd,rs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_m(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_m(mask,vd,rs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_m(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_m(mask,vd,rs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_m(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_m(mask,vd,rs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_m(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_m(mask,vd,rs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_m(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_m(mask,vd,rs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_m(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_m(mask,vd,rs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_m(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_m(mask,vd,rs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_m(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_m(mask,vd,rs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_m(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_m(mask,vd,rs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_m(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_m(mask,vd,rs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_m(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_m(mask,vd,rs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_m(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_m(mask,vd,rs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_m(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_m(mask,vd,rs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_m(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_m(mask,vd,rs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_m(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_m(mask,vd,rs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_m(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_m(mask,vd,rs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_m(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_m(mask,vd,rs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_m(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_m(mask,vd,rs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_m(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_m(mask,vd,rs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_m(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_m(mask,vd,rs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_m(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_m(mask,vd,rs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_m(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_m(mask,vd,rs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_m(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_m(mask,vd,rs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_m(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_m(mask,vd,rs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_m(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_m(mask,vd,rs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_m(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_m(mask,vd,rs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_m(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_m(mask,vd,rs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_m(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_m(mask,vd,rs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_m(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_m(mask,vd,rs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_m(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_m(mask,vd,rs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_m(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_m(mask,vd,rs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_m(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_m(mask,vd,rs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_m(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_m(mask,vd,rs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_m(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_m(mask,vd,rs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_m(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_m(mask,vd,rs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_m(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_m(mask,vd,rs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_m(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_m(mask,vd,rs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_m(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_m(mask,vd,rs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-2.c new file mode 100644 index 00000000000..2742134ed2e --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_m(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_m(mask,vd,rs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_m(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_m(mask,vd,rs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_m(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_m(mask,vd,rs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_m(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_m(mask,vd,rs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_m(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_m(mask,vd,rs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_m(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_m(mask,vd,rs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_m(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_m(mask,vd,rs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_m(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_m(mask,vd,rs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_m(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_m(mask,vd,rs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_m(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_m(mask,vd,rs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_m(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_m(mask,vd,rs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_m(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_m(mask,vd,rs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_m(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_m(mask,vd,rs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_m(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_m(mask,vd,rs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_m(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_m(mask,vd,rs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_m(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_m(mask,vd,rs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_m(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_m(mask,vd,rs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_m(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_m(mask,vd,rs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_m(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_m(mask,vd,rs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_m(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_m(mask,vd,rs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_m(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_m(mask,vd,rs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_m(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_m(mask,vd,rs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_m(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_m(mask,vd,rs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_m(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_m(mask,vd,rs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_m(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_m(mask,vd,rs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_m(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_m(mask,vd,rs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_m(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_m(mask,vd,rs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_m(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_m(mask,vd,rs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_m(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_m(mask,vd,rs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_m(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_m(mask,vd,rs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_m(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_m(mask,vd,rs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_m(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_m(mask,vd,rs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_m(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_m(mask,vd,rs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_m(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_m(mask,vd,rs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_m(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_m(mask,vd,rs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_m(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_m(mask,vd,rs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_m(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_m(mask,vd,rs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_m(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_m(mask,vd,rs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_m(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_m(mask,vd,rs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_m(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_m(mask,vd,rs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_m(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_m(mask,vd,rs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_m(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_m(mask,vd,rs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_m(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_m(mask,vd,rs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_m(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_m(mask,vd,rs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-3.c new file mode 100644 index 00000000000..fd0cff81e00 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_m(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_m(mask,vd,rs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_m(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_m(mask,vd,rs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_m(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_m(mask,vd,rs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_m(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_m(mask,vd,rs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_m(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_m(mask,vd,rs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_m(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_m(mask,vd,rs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_m(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_m(mask,vd,rs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_m(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_m(mask,vd,rs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_m(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_m(mask,vd,rs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_m(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_m(mask,vd,rs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_m(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_m(mask,vd,rs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_m(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_m(mask,vd,rs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_m(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_m(mask,vd,rs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_m(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_m(mask,vd,rs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_m(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_m(mask,vd,rs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_m(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_m(mask,vd,rs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_m(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_m(mask,vd,rs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_m(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_m(mask,vd,rs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_m(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_m(mask,vd,rs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_m(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_m(mask,vd,rs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_m(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_m(mask,vd,rs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_m(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_m(mask,vd,rs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_m(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_m(mask,vd,rs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_m(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_m(mask,vd,rs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_m(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_m(mask,vd,rs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_m(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_m(mask,vd,rs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_m(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_m(mask,vd,rs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_m(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_m(mask,vd,rs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_m(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_m(mask,vd,rs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_m(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_m(mask,vd,rs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_m(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_m(mask,vd,rs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_m(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_m(mask,vd,rs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_m(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_m(mask,vd,rs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_m(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_m(mask,vd,rs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_m(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_m(mask,vd,rs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_m(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_m(mask,vd,rs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_m(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_m(mask,vd,rs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_m(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_m(mask,vd,rs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_m(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_m(mask,vd,rs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_m(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_m(mask,vd,rs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_m(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_m(mask,vd,rs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_m(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_m(mask,vd,rs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_m(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_m(mask,vd,rs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_m(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_m(mask,vd,rs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-1.c new file mode 100644 index 00000000000..d3019f788c4 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_mu(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_mu(mask,vd,rs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_mu(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_mu(mask,vd,rs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_mu(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_mu(mask,vd,rs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_mu(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_mu(mask,vd,rs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_mu(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_mu(mask,vd,rs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_mu(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_mu(mask,vd,rs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_mu(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_mu(mask,vd,rs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_mu(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_mu(mask,vd,rs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_mu(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_mu(mask,vd,rs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_mu(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_mu(mask,vd,rs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_mu(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_mu(mask,vd,rs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_mu(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_mu(mask,vd,rs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_mu(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_mu(mask,vd,rs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_mu(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_mu(mask,vd,rs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_mu(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_mu(mask,vd,rs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_mu(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_mu(mask,vd,rs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_mu(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_mu(mask,vd,rs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_mu(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_mu(mask,vd,rs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_mu(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_mu(mask,vd,rs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_mu(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_mu(mask,vd,rs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_mu(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_mu(mask,vd,rs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_mu(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_mu(mask,vd,rs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_mu(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_mu(mask,vd,rs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_mu(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_mu(mask,vd,rs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_mu(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_mu(mask,vd,rs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_mu(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_mu(mask,vd,rs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_mu(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_mu(mask,vd,rs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_mu(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_mu(mask,vd,rs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_mu(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_mu(mask,vd,rs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_mu(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_mu(mask,vd,rs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_mu(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_mu(mask,vd,rs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_mu(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_mu(mask,vd,rs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_mu(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_mu(mask,vd,rs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_mu(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_mu(mask,vd,rs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_mu(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_mu(mask,vd,rs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_mu(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_mu(mask,vd,rs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_mu(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_mu(mask,vd,rs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_mu(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_mu(mask,vd,rs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_mu(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_mu(mask,vd,rs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_mu(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_mu(mask,vd,rs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_mu(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_mu(mask,vd,rs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_mu(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_mu(mask,vd,rs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_mu(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_mu(mask,vd,rs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_mu(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_mu(mask,vd,rs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-2.c new file mode 100644 index 00000000000..6a7f15ef00f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_mu(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_mu(mask,vd,rs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_mu(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_mu(mask,vd,rs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_mu(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_mu(mask,vd,rs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_mu(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_mu(mask,vd,rs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_mu(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_mu(mask,vd,rs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_mu(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_mu(mask,vd,rs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_mu(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_mu(mask,vd,rs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_mu(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_mu(mask,vd,rs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_mu(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_mu(mask,vd,rs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_mu(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_mu(mask,vd,rs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_mu(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_mu(mask,vd,rs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_mu(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_mu(mask,vd,rs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_mu(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_mu(mask,vd,rs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_mu(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_mu(mask,vd,rs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_mu(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_mu(mask,vd,rs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_mu(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_mu(mask,vd,rs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_mu(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_mu(mask,vd,rs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_mu(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_mu(mask,vd,rs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_mu(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_mu(mask,vd,rs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_mu(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_mu(mask,vd,rs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_mu(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_mu(mask,vd,rs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_mu(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_mu(mask,vd,rs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_mu(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_mu(mask,vd,rs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_mu(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_mu(mask,vd,rs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_mu(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_mu(mask,vd,rs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_mu(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_mu(mask,vd,rs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_mu(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_mu(mask,vd,rs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_mu(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_mu(mask,vd,rs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_mu(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_mu(mask,vd,rs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_mu(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_mu(mask,vd,rs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_mu(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_mu(mask,vd,rs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_mu(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_mu(mask,vd,rs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_mu(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_mu(mask,vd,rs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_mu(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_mu(mask,vd,rs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_mu(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_mu(mask,vd,rs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_mu(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_mu(mask,vd,rs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_mu(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_mu(mask,vd,rs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_mu(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_mu(mask,vd,rs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_mu(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_mu(mask,vd,rs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_mu(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_mu(mask,vd,rs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_mu(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_mu(mask,vd,rs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_mu(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_mu(mask,vd,rs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_mu(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_mu(mask,vd,rs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_mu(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_mu(mask,vd,rs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-3.c new file mode 100644 index 00000000000..5ab4c3bb810 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_mu(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_mu(mask,vd,rs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_mu(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_mu(mask,vd,rs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_mu(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_mu(mask,vd,rs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_mu(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_mu(mask,vd,rs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_mu(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_mu(mask,vd,rs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_mu(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_mu(mask,vd,rs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_mu(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_mu(mask,vd,rs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_mu(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_mu(mask,vd,rs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_mu(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_mu(mask,vd,rs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_mu(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_mu(mask,vd,rs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_mu(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_mu(mask,vd,rs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_mu(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_mu(mask,vd,rs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_mu(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_mu(mask,vd,rs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_mu(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_mu(mask,vd,rs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_mu(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_mu(mask,vd,rs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_mu(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_mu(mask,vd,rs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_mu(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_mu(mask,vd,rs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_mu(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_mu(mask,vd,rs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_mu(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_mu(mask,vd,rs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_mu(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_mu(mask,vd,rs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_mu(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_mu(mask,vd,rs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_mu(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_mu(mask,vd,rs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_mu(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_mu(mask,vd,rs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_mu(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_mu(mask,vd,rs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_mu(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_mu(mask,vd,rs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_mu(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_mu(mask,vd,rs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_mu(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_mu(mask,vd,rs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_mu(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_mu(mask,vd,rs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_mu(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_mu(mask,vd,rs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_mu(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_mu(mask,vd,rs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_mu(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_mu(mask,vd,rs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_mu(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_mu(mask,vd,rs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_mu(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_mu(mask,vd,rs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_mu(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_mu(mask,vd,rs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_mu(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_mu(mask,vd,rs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_mu(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_mu(mask,vd,rs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_mu(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_mu(mask,vd,rs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_mu(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_mu(mask,vd,rs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_mu(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_mu(mask,vd,rs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_mu(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_mu(mask,vd,rs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_mu(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_mu(mask,vd,rs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_mu(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_mu(mask,vd,rs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_mu(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_mu(mask,vd,rs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_mu(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_mu(mask,vd,rs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-1.c new file mode 100644 index 00000000000..0918a0c3c65 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8(vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8(vd,rs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4(vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4(vd,rs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2(vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2(vd,rs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1(vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1(vd,rs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2(vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2(vd,rs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4(vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4(vd,rs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8(vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8(vd,rs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4(vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4(vd,rs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2(vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2(vd,rs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1(vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1(vd,rs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2(vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2(vd,rs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4(vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4(vd,rs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8(vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8(vd,rs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2(vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2(vd,rs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1(vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1(vd,rs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2(vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2(vd,rs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4(vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4(vd,rs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8(vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8(vd,rs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1(vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1(vd,rs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2(vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2(vd,rs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4(vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4(vd,rs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8(vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8(vd,rs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8(vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8(vd,rs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4(vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4(vd,rs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2(vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2(vd,rs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1(vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1(vd,rs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2(vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2(vd,rs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4(vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4(vd,rs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8(vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8(vd,rs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4(vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4(vd,rs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2(vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2(vd,rs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1(vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1(vd,rs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2(vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2(vd,rs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4(vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4(vd,rs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8(vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8(vd,rs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2(vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2(vd,rs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1(vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1(vd,rs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2(vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2(vd,rs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4(vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4(vd,rs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8(vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8(vd,rs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1(vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1(vd,rs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2(vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2(vd,rs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4(vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4(vd,rs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8(vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8(vd,rs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-2.c new file mode 100644 index 00000000000..95448583adb --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8(vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8(vd,rs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4(vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4(vd,rs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2(vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2(vd,rs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1(vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1(vd,rs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2(vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2(vd,rs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4(vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4(vd,rs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8(vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8(vd,rs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4(vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4(vd,rs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2(vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2(vd,rs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1(vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1(vd,rs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2(vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2(vd,rs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4(vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4(vd,rs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8(vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8(vd,rs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2(vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2(vd,rs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1(vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1(vd,rs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2(vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2(vd,rs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4(vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4(vd,rs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8(vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8(vd,rs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1(vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1(vd,rs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2(vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2(vd,rs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4(vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4(vd,rs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8(vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8(vd,rs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8(vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8(vd,rs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4(vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4(vd,rs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2(vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2(vd,rs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1(vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1(vd,rs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2(vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2(vd,rs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4(vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4(vd,rs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8(vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8(vd,rs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4(vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4(vd,rs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2(vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2(vd,rs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1(vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1(vd,rs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2(vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2(vd,rs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4(vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4(vd,rs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8(vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8(vd,rs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2(vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2(vd,rs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1(vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1(vd,rs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2(vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2(vd,rs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4(vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4(vd,rs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8(vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8(vd,rs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1(vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1(vd,rs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2(vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2(vd,rs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4(vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4(vd,rs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8(vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8(vd,rs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-3.c new file mode 100644 index 00000000000..1f5cd959974 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8(vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8(vd,rs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4(vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4(vd,rs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2(vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2(vd,rs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1(vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1(vd,rs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2(vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2(vd,rs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4(vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4(vd,rs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8(vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8(vd,rs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4(vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4(vd,rs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2(vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2(vd,rs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1(vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1(vd,rs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2(vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2(vd,rs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4(vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4(vd,rs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8(vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8(vd,rs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2(vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2(vd,rs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1(vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1(vd,rs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2(vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2(vd,rs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4(vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4(vd,rs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8(vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8(vd,rs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1(vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1(vd,rs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2(vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2(vd,rs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4(vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4(vd,rs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8(vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8(vd,rs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8(vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8(vd,rs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4(vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4(vd,rs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2(vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2(vd,rs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1(vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1(vd,rs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2(vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2(vd,rs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4(vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4(vd,rs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8(vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8(vd,rs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4(vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4(vd,rs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2(vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2(vd,rs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1(vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1(vd,rs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2(vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2(vd,rs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4(vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4(vd,rs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8(vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8(vd,rs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2(vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2(vd,rs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1(vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1(vd,rs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2(vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2(vd,rs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4(vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4(vd,rs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8(vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8(vd,rs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1(vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1(vd,rs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2(vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2(vd,rs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4(vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4(vd,rs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8(vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8(vd,rs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-1.c new file mode 100644 index 00000000000..835b06612dc --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tu(vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tu(vd,rs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tu(vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tu(vd,rs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tu(vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tu(vd,rs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tu(vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tu(vd,rs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tu(vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tu(vd,rs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tu(vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tu(vd,rs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tu(vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tu(vd,rs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tu(vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tu(vd,rs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tu(vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tu(vd,rs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tu(vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tu(vd,rs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tu(vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tu(vd,rs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tu(vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tu(vd,rs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tu(vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tu(vd,rs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tu(vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tu(vd,rs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tu(vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tu(vd,rs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tu(vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tu(vd,rs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tu(vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tu(vd,rs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tu(vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tu(vd,rs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tu(vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tu(vd,rs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tu(vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tu(vd,rs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tu(vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tu(vd,rs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tu(vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tu(vd,rs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tu(vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tu(vd,rs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tu(vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tu(vd,rs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tu(vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tu(vd,rs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tu(vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tu(vd,rs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tu(vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tu(vd,rs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tu(vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tu(vd,rs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tu(vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tu(vd,rs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tu(vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tu(vd,rs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tu(vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tu(vd,rs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tu(vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tu(vd,rs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tu(vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tu(vd,rs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tu(vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tu(vd,rs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tu(vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tu(vd,rs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tu(vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tu(vd,rs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tu(vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tu(vd,rs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tu(vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tu(vd,rs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tu(vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tu(vd,rs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tu(vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tu(vd,rs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tu(vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tu(vd,rs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tu(vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tu(vd,rs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tu(vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tu(vd,rs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tu(vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tu(vd,rs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-2.c new file mode 100644 index 00000000000..a051e6b24e8 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tu(vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tu(vd,rs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tu(vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tu(vd,rs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tu(vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tu(vd,rs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tu(vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tu(vd,rs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tu(vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tu(vd,rs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tu(vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tu(vd,rs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tu(vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tu(vd,rs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tu(vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tu(vd,rs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tu(vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tu(vd,rs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tu(vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tu(vd,rs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tu(vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tu(vd,rs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tu(vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tu(vd,rs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tu(vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tu(vd,rs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tu(vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tu(vd,rs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tu(vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tu(vd,rs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tu(vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tu(vd,rs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tu(vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tu(vd,rs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tu(vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tu(vd,rs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tu(vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tu(vd,rs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tu(vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tu(vd,rs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tu(vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tu(vd,rs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tu(vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tu(vd,rs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tu(vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tu(vd,rs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tu(vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tu(vd,rs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tu(vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tu(vd,rs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tu(vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tu(vd,rs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tu(vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tu(vd,rs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tu(vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tu(vd,rs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tu(vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tu(vd,rs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tu(vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tu(vd,rs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tu(vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tu(vd,rs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tu(vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tu(vd,rs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tu(vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tu(vd,rs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tu(vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tu(vd,rs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tu(vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tu(vd,rs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tu(vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tu(vd,rs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tu(vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tu(vd,rs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tu(vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tu(vd,rs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tu(vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tu(vd,rs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tu(vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tu(vd,rs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tu(vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tu(vd,rs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tu(vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tu(vd,rs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tu(vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tu(vd,rs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tu(vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tu(vd,rs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-3.c new file mode 100644 index 00000000000..10e8afb397a --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tu(vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tu(vd,rs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tu(vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tu(vd,rs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tu(vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tu(vd,rs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tu(vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tu(vd,rs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tu(vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tu(vd,rs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tu(vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tu(vd,rs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tu(vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tu(vd,rs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tu(vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tu(vd,rs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tu(vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tu(vd,rs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tu(vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tu(vd,rs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tu(vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tu(vd,rs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tu(vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tu(vd,rs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tu(vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tu(vd,rs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tu(vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tu(vd,rs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tu(vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tu(vd,rs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tu(vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tu(vd,rs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tu(vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tu(vd,rs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tu(vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tu(vd,rs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tu(vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tu(vd,rs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tu(vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tu(vd,rs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tu(vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tu(vd,rs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tu(vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tu(vd,rs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tu(vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tu(vd,rs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tu(vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tu(vd,rs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tu(vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tu(vd,rs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tu(vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tu(vd,rs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tu(vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tu(vd,rs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tu(vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tu(vd,rs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tu(vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tu(vd,rs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tu(vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tu(vd,rs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tu(vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tu(vd,rs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tu(vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tu(vd,rs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tu(vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tu(vd,rs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tu(vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tu(vd,rs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tu(vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tu(vd,rs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tu(vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tu(vd,rs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tu(vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tu(vd,rs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tu(vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tu(vd,rs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tu(vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tu(vd,rs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tu(vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tu(vd,rs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tu(vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tu(vd,rs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tu(vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tu(vd,rs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tu(vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tu(vd,rs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tu(vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tu(vd,rs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-1.c new file mode 100644 index 00000000000..23ecbb94903 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tum(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tum(mask,vd,rs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tum(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tum(mask,vd,rs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tum(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tum(mask,vd,rs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tum(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tum(mask,vd,rs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tum(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tum(mask,vd,rs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tum(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tum(mask,vd,rs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tum(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tum(mask,vd,rs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tum(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tum(mask,vd,rs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tum(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tum(mask,vd,rs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tum(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tum(mask,vd,rs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tum(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tum(mask,vd,rs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tum(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tum(mask,vd,rs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tum(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tum(mask,vd,rs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tum(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tum(mask,vd,rs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tum(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tum(mask,vd,rs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tum(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tum(mask,vd,rs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tum(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tum(mask,vd,rs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tum(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tum(mask,vd,rs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tum(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tum(mask,vd,rs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tum(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tum(mask,vd,rs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tum(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tum(mask,vd,rs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tum(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tum(mask,vd,rs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tum(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tum(mask,vd,rs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tum(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tum(mask,vd,rs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tum(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tum(mask,vd,rs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tum(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tum(mask,vd,rs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tum(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tum(mask,vd,rs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tum(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tum(mask,vd,rs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tum(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tum(mask,vd,rs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tum(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tum(mask,vd,rs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tum(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tum(mask,vd,rs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tum(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tum(mask,vd,rs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tum(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tum(mask,vd,rs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tum(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tum(mask,vd,rs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tum(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tum(mask,vd,rs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tum(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tum(mask,vd,rs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tum(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tum(mask,vd,rs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tum(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tum(mask,vd,rs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tum(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tum(mask,vd,rs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tum(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tum(mask,vd,rs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tum(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tum(mask,vd,rs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tum(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tum(mask,vd,rs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tum(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tum(mask,vd,rs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tum(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tum(mask,vd,rs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-2.c new file mode 100644 index 00000000000..64658131f0b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tum(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tum(mask,vd,rs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tum(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tum(mask,vd,rs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tum(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tum(mask,vd,rs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tum(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tum(mask,vd,rs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tum(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tum(mask,vd,rs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tum(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tum(mask,vd,rs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tum(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tum(mask,vd,rs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tum(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tum(mask,vd,rs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tum(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tum(mask,vd,rs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tum(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tum(mask,vd,rs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tum(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tum(mask,vd,rs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tum(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tum(mask,vd,rs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tum(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tum(mask,vd,rs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tum(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tum(mask,vd,rs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tum(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tum(mask,vd,rs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tum(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tum(mask,vd,rs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tum(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tum(mask,vd,rs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tum(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tum(mask,vd,rs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tum(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tum(mask,vd,rs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tum(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tum(mask,vd,rs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tum(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tum(mask,vd,rs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tum(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tum(mask,vd,rs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tum(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tum(mask,vd,rs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tum(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tum(mask,vd,rs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tum(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tum(mask,vd,rs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tum(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tum(mask,vd,rs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tum(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tum(mask,vd,rs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tum(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tum(mask,vd,rs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tum(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tum(mask,vd,rs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tum(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tum(mask,vd,rs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tum(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tum(mask,vd,rs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tum(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tum(mask,vd,rs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tum(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tum(mask,vd,rs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tum(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tum(mask,vd,rs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tum(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tum(mask,vd,rs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tum(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tum(mask,vd,rs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tum(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tum(mask,vd,rs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tum(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tum(mask,vd,rs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tum(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tum(mask,vd,rs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tum(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tum(mask,vd,rs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tum(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tum(mask,vd,rs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tum(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tum(mask,vd,rs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tum(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tum(mask,vd,rs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tum(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tum(mask,vd,rs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-3.c new file mode 100644 index 00000000000..92b5b87990b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tum(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tum(mask,vd,rs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tum(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tum(mask,vd,rs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tum(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tum(mask,vd,rs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tum(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tum(mask,vd,rs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tum(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tum(mask,vd,rs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tum(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tum(mask,vd,rs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tum(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tum(mask,vd,rs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tum(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tum(mask,vd,rs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tum(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tum(mask,vd,rs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tum(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tum(mask,vd,rs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tum(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tum(mask,vd,rs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tum(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tum(mask,vd,rs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tum(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tum(mask,vd,rs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tum(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tum(mask,vd,rs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tum(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tum(mask,vd,rs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tum(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tum(mask,vd,rs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tum(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tum(mask,vd,rs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tum(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tum(mask,vd,rs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tum(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tum(mask,vd,rs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tum(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tum(mask,vd,rs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tum(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tum(mask,vd,rs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tum(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tum(mask,vd,rs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tum(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tum(mask,vd,rs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tum(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tum(mask,vd,rs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tum(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tum(mask,vd,rs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tum(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tum(mask,vd,rs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tum(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tum(mask,vd,rs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tum(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tum(mask,vd,rs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tum(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tum(mask,vd,rs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tum(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tum(mask,vd,rs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tum(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tum(mask,vd,rs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tum(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tum(mask,vd,rs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tum(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tum(mask,vd,rs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tum(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tum(mask,vd,rs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tum(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tum(mask,vd,rs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tum(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tum(mask,vd,rs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tum(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tum(mask,vd,rs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tum(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tum(mask,vd,rs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tum(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tum(mask,vd,rs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tum(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tum(mask,vd,rs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tum(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tum(mask,vd,rs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tum(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tum(mask,vd,rs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tum(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tum(mask,vd,rs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tum(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tum(mask,vd,rs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c new file mode 100644 index 00000000000..704a5b584ac --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tumu(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tumu(mask,vd,rs1,vs2,vl); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tumu(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tumu(mask,vd,rs1,vs2,vl); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tumu(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tumu(mask,vd,rs1,vs2,vl); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tumu(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tumu(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tumu(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tumu(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tumu(mask,vd,rs1,vs2,vl); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tumu(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tumu(mask,vd,rs1,vs2,vl); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tumu(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tumu(mask,vd,rs1,vs2,vl); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tumu(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tumu(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tumu(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tumu(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tumu(mask,vd,rs1,vs2,vl); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tumu(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tumu(mask,vd,rs1,vs2,vl); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tumu(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tumu(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tumu(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tumu(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tumu(mask,vd,rs1,vs2,vl); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tumu(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tumu(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tumu(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tumu(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tumu(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tumu(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tumu(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tumu(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tumu(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tumu(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tumu(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tumu(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tumu(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tumu(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tumu(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tumu(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tumu(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tumu(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tumu(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tumu(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tumu(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tumu(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tumu(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tumu(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tumu(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tumu(mask,vd,rs1,vs2,vl); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tumu(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tumu(mask,vd,rs1,vs2,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c new file mode 100644 index 00000000000..1f83b4003f3 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tumu(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tumu(mask,vd,rs1,vs2,31); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tumu(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tumu(mask,vd,rs1,vs2,31); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tumu(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tumu(mask,vd,rs1,vs2,31); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tumu(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tumu(mask,vd,rs1,vs2,31); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tumu(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tumu(mask,vd,rs1,vs2,31); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tumu(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tumu(mask,vd,rs1,vs2,31); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tumu(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tumu(mask,vd,rs1,vs2,31); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tumu(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tumu(mask,vd,rs1,vs2,31); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tumu(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tumu(mask,vd,rs1,vs2,31); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tumu(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tumu(mask,vd,rs1,vs2,31); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tumu(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tumu(mask,vd,rs1,vs2,31); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tumu(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tumu(mask,vd,rs1,vs2,31); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tumu(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tumu(mask,vd,rs1,vs2,31); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tumu(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tumu(mask,vd,rs1,vs2,31); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tumu(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tumu(mask,vd,rs1,vs2,31); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tumu(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tumu(mask,vd,rs1,vs2,31); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tumu(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tumu(mask,vd,rs1,vs2,31); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tumu(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tumu(mask,vd,rs1,vs2,31); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tumu(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tumu(mask,vd,rs1,vs2,31); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tumu(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tumu(mask,vd,rs1,vs2,31); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tumu(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tumu(mask,vd,rs1,vs2,31); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tumu(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tumu(mask,vd,rs1,vs2,31); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tumu(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tumu(mask,vd,rs1,vs2,31); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tumu(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tumu(mask,vd,rs1,vs2,31); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tumu(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tumu(mask,vd,rs1,vs2,31); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tumu(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tumu(mask,vd,rs1,vs2,31); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tumu(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tumu(mask,vd,rs1,vs2,31); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tumu(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tumu(mask,vd,rs1,vs2,31); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tumu(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tumu(mask,vd,rs1,vs2,31); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tumu(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tumu(mask,vd,rs1,vs2,31); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tumu(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tumu(mask,vd,rs1,vs2,31); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tumu(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tumu(mask,vd,rs1,vs2,31); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tumu(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tumu(mask,vd,rs1,vs2,31); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tumu(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tumu(mask,vd,rs1,vs2,31); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tumu(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tumu(mask,vd,rs1,vs2,31); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tumu(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tumu(mask,vd,rs1,vs2,31); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tumu(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tumu(mask,vd,rs1,vs2,31); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tumu(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tumu(mask,vd,rs1,vs2,31); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tumu(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tumu(mask,vd,rs1,vs2,31); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tumu(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tumu(mask,vd,rs1,vs2,31); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tumu(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tumu(mask,vd,rs1,vs2,31); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tumu(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tumu(mask,vd,rs1,vs2,31); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tumu(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tumu(mask,vd,rs1,vs2,31); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tumu(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tumu(mask,vd,rs1,vs2,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c new file mode 100644 index 00000000000..3a8e86a18a5 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vnmsac_vx_i8mf8_tumu(vbool64_t mask,vint8mf8_t vd,int8_t rs1,vint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf8_tumu(mask,vd,rs1,vs2,32); +} + + +vint8mf4_t test___riscv_vnmsac_vx_i8mf4_tumu(vbool32_t mask,vint8mf4_t vd,int8_t rs1,vint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf4_tumu(mask,vd,rs1,vs2,32); +} + + +vint8mf2_t test___riscv_vnmsac_vx_i8mf2_tumu(vbool16_t mask,vint8mf2_t vd,int8_t rs1,vint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8mf2_tumu(mask,vd,rs1,vs2,32); +} + + +vint8m1_t test___riscv_vnmsac_vx_i8m1_tumu(vbool8_t mask,vint8m1_t vd,int8_t rs1,vint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m1_tumu(mask,vd,rs1,vs2,32); +} + + +vint8m2_t test___riscv_vnmsac_vx_i8m2_tumu(vbool4_t mask,vint8m2_t vd,int8_t rs1,vint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m2_tumu(mask,vd,rs1,vs2,32); +} + + +vint8m4_t test___riscv_vnmsac_vx_i8m4_tumu(vbool2_t mask,vint8m4_t vd,int8_t rs1,vint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m4_tumu(mask,vd,rs1,vs2,32); +} + + +vint8m8_t test___riscv_vnmsac_vx_i8m8_tumu(vbool1_t mask,vint8m8_t vd,int8_t rs1,vint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i8m8_tumu(mask,vd,rs1,vs2,32); +} + + +vint16mf4_t test___riscv_vnmsac_vx_i16mf4_tumu(vbool64_t mask,vint16mf4_t vd,int16_t rs1,vint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf4_tumu(mask,vd,rs1,vs2,32); +} + + +vint16mf2_t test___riscv_vnmsac_vx_i16mf2_tumu(vbool32_t mask,vint16mf2_t vd,int16_t rs1,vint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16mf2_tumu(mask,vd,rs1,vs2,32); +} + + +vint16m1_t test___riscv_vnmsac_vx_i16m1_tumu(vbool16_t mask,vint16m1_t vd,int16_t rs1,vint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m1_tumu(mask,vd,rs1,vs2,32); +} + + +vint16m2_t test___riscv_vnmsac_vx_i16m2_tumu(vbool8_t mask,vint16m2_t vd,int16_t rs1,vint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m2_tumu(mask,vd,rs1,vs2,32); +} + + +vint16m4_t test___riscv_vnmsac_vx_i16m4_tumu(vbool4_t mask,vint16m4_t vd,int16_t rs1,vint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m4_tumu(mask,vd,rs1,vs2,32); +} + + +vint16m8_t test___riscv_vnmsac_vx_i16m8_tumu(vbool2_t mask,vint16m8_t vd,int16_t rs1,vint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i16m8_tumu(mask,vd,rs1,vs2,32); +} + + +vint32mf2_t test___riscv_vnmsac_vx_i32mf2_tumu(vbool64_t mask,vint32mf2_t vd,int32_t rs1,vint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32mf2_tumu(mask,vd,rs1,vs2,32); +} + + +vint32m1_t test___riscv_vnmsac_vx_i32m1_tumu(vbool32_t mask,vint32m1_t vd,int32_t rs1,vint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m1_tumu(mask,vd,rs1,vs2,32); +} + + +vint32m2_t test___riscv_vnmsac_vx_i32m2_tumu(vbool16_t mask,vint32m2_t vd,int32_t rs1,vint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m2_tumu(mask,vd,rs1,vs2,32); +} + + +vint32m4_t test___riscv_vnmsac_vx_i32m4_tumu(vbool8_t mask,vint32m4_t vd,int32_t rs1,vint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m4_tumu(mask,vd,rs1,vs2,32); +} + + +vint32m8_t test___riscv_vnmsac_vx_i32m8_tumu(vbool4_t mask,vint32m8_t vd,int32_t rs1,vint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i32m8_tumu(mask,vd,rs1,vs2,32); +} + + +vint64m1_t test___riscv_vnmsac_vx_i64m1_tumu(vbool64_t mask,vint64m1_t vd,int64_t rs1,vint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m1_tumu(mask,vd,rs1,vs2,32); +} + + +vint64m2_t test___riscv_vnmsac_vx_i64m2_tumu(vbool32_t mask,vint64m2_t vd,int64_t rs1,vint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m2_tumu(mask,vd,rs1,vs2,32); +} + + +vint64m4_t test___riscv_vnmsac_vx_i64m4_tumu(vbool16_t mask,vint64m4_t vd,int64_t rs1,vint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m4_tumu(mask,vd,rs1,vs2,32); +} + + +vint64m8_t test___riscv_vnmsac_vx_i64m8_tumu(vbool8_t mask,vint64m8_t vd,int64_t rs1,vint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_i64m8_tumu(mask,vd,rs1,vs2,32); +} + + +vuint8mf8_t test___riscv_vnmsac_vx_u8mf8_tumu(vbool64_t mask,vuint8mf8_t vd,uint8_t rs1,vuint8mf8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf8_tumu(mask,vd,rs1,vs2,32); +} + + +vuint8mf4_t test___riscv_vnmsac_vx_u8mf4_tumu(vbool32_t mask,vuint8mf4_t vd,uint8_t rs1,vuint8mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf4_tumu(mask,vd,rs1,vs2,32); +} + + +vuint8mf2_t test___riscv_vnmsac_vx_u8mf2_tumu(vbool16_t mask,vuint8mf2_t vd,uint8_t rs1,vuint8mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8mf2_tumu(mask,vd,rs1,vs2,32); +} + + +vuint8m1_t test___riscv_vnmsac_vx_u8m1_tumu(vbool8_t mask,vuint8m1_t vd,uint8_t rs1,vuint8m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m1_tumu(mask,vd,rs1,vs2,32); +} + + +vuint8m2_t test___riscv_vnmsac_vx_u8m2_tumu(vbool4_t mask,vuint8m2_t vd,uint8_t rs1,vuint8m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m2_tumu(mask,vd,rs1,vs2,32); +} + + +vuint8m4_t test___riscv_vnmsac_vx_u8m4_tumu(vbool2_t mask,vuint8m4_t vd,uint8_t rs1,vuint8m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m4_tumu(mask,vd,rs1,vs2,32); +} + + +vuint8m8_t test___riscv_vnmsac_vx_u8m8_tumu(vbool1_t mask,vuint8m8_t vd,uint8_t rs1,vuint8m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u8m8_tumu(mask,vd,rs1,vs2,32); +} + + +vuint16mf4_t test___riscv_vnmsac_vx_u16mf4_tumu(vbool64_t mask,vuint16mf4_t vd,uint16_t rs1,vuint16mf4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf4_tumu(mask,vd,rs1,vs2,32); +} + + +vuint16mf2_t test___riscv_vnmsac_vx_u16mf2_tumu(vbool32_t mask,vuint16mf2_t vd,uint16_t rs1,vuint16mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16mf2_tumu(mask,vd,rs1,vs2,32); +} + + +vuint16m1_t test___riscv_vnmsac_vx_u16m1_tumu(vbool16_t mask,vuint16m1_t vd,uint16_t rs1,vuint16m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m1_tumu(mask,vd,rs1,vs2,32); +} + + +vuint16m2_t test___riscv_vnmsac_vx_u16m2_tumu(vbool8_t mask,vuint16m2_t vd,uint16_t rs1,vuint16m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m2_tumu(mask,vd,rs1,vs2,32); +} + + +vuint16m4_t test___riscv_vnmsac_vx_u16m4_tumu(vbool4_t mask,vuint16m4_t vd,uint16_t rs1,vuint16m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m4_tumu(mask,vd,rs1,vs2,32); +} + + +vuint16m8_t test___riscv_vnmsac_vx_u16m8_tumu(vbool2_t mask,vuint16m8_t vd,uint16_t rs1,vuint16m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u16m8_tumu(mask,vd,rs1,vs2,32); +} + + +vuint32mf2_t test___riscv_vnmsac_vx_u32mf2_tumu(vbool64_t mask,vuint32mf2_t vd,uint32_t rs1,vuint32mf2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32mf2_tumu(mask,vd,rs1,vs2,32); +} + + +vuint32m1_t test___riscv_vnmsac_vx_u32m1_tumu(vbool32_t mask,vuint32m1_t vd,uint32_t rs1,vuint32m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m1_tumu(mask,vd,rs1,vs2,32); +} + + +vuint32m2_t test___riscv_vnmsac_vx_u32m2_tumu(vbool16_t mask,vuint32m2_t vd,uint32_t rs1,vuint32m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m2_tumu(mask,vd,rs1,vs2,32); +} + + +vuint32m4_t test___riscv_vnmsac_vx_u32m4_tumu(vbool8_t mask,vuint32m4_t vd,uint32_t rs1,vuint32m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m4_tumu(mask,vd,rs1,vs2,32); +} + + +vuint32m8_t test___riscv_vnmsac_vx_u32m8_tumu(vbool4_t mask,vuint32m8_t vd,uint32_t rs1,vuint32m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u32m8_tumu(mask,vd,rs1,vs2,32); +} + + +vuint64m1_t test___riscv_vnmsac_vx_u64m1_tumu(vbool64_t mask,vuint64m1_t vd,uint64_t rs1,vuint64m1_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m1_tumu(mask,vd,rs1,vs2,32); +} + + +vuint64m2_t test___riscv_vnmsac_vx_u64m2_tumu(vbool32_t mask,vuint64m2_t vd,uint64_t rs1,vuint64m2_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m2_tumu(mask,vd,rs1,vs2,32); +} + + +vuint64m4_t test___riscv_vnmsac_vx_u64m4_tumu(vbool16_t mask,vuint64m4_t vd,uint64_t rs1,vuint64m4_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m4_tumu(mask,vd,rs1,vs2,32); +} + + +vuint64m8_t test___riscv_vnmsac_vx_u64m8_tumu(vbool8_t mask,vuint64m8_t vd,uint64_t rs1,vuint64m8_t vs2,size_t vl) +{ + return __riscv_vnmsac_vx_u64m8_tumu(mask,vd,rs1,vs2,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vnms[a-u][b-c]\.vx\s+v[0-9]+,\s*[a-x0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ -- 2.36.3