From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-pj1-x102b.google.com (mail-pj1-x102b.google.com [IPv6:2607:f8b0:4864:20::102b]) by sourceware.org (Postfix) with ESMTPS id 612653858C2B for ; Wed, 5 Apr 2023 21:03:01 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 612653858C2B Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivosinc.com Received: by mail-pj1-x102b.google.com with SMTP id f6-20020a17090ac28600b0023b9bf9eb63so38570150pjt.5 for ; Wed, 05 Apr 2023 14:03:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20210112.gappssmtp.com; s=20210112; t=1680728580; x=1683320580; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=n5FQTpZaxHilKAGb6OfRk4pW/BvnhnTDroWu/BcWn/s=; b=mU38Qo6+kuyODzverRqfk8L4i1ByiLRDdHNcgVF3SUFG0muUq4jXndY4+gJ4wAq+DF VUMxa/yGV/VUCRGeLm4LfRwgd79L4pZWRe/JcltYpM7FH/RADgGhpHAcRFjBnFgyfmOh /JJw+DK2BhqDcwxpqmNQUaWyDjCGqxeNfrr5TtR6R8wPypD2kETDhecTACXXN8YustKq sp4z10MzZ0kTo/ilPsr6dfiBmxzCjts+8uvg7qx/lXpQSVf+x3kSdbY+ngSfgJG+7+Zf /Kowj++jt2GfQXGfNxIJCFn9MwQJ3GAl4XHYNV/BKHDYNoCenK7MzHAlh1V8JCqy4Zpd Ysmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1680728580; x=1683320580; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=n5FQTpZaxHilKAGb6OfRk4pW/BvnhnTDroWu/BcWn/s=; b=CoKO3u1aV6EL3vlVa+RNYKZOpGgwfXFnzGQbWRz9qf1WDyetJiFnnJkkPannu6b5zv AOyABjmKKxn7owXha39R62gy1xQMm6Xu2evHWiAYzXwApues9Z8pWOHU4zIKB1FN4pbF ptJVriu1+Qgt+dDVz7g4tuvbm3wX/t8QxsoFn6E7Gdtt4NdHXS/yr40pVY6Wm5WVazHV xcsHfcpy5Gbdwgl5RyxtO2ezRLNCbnuWVF7s7aiXo2mA+BKPFLac5hLLageoF20xOp+T 9m9eGtjcclBcpdqmJ5REM+GW6c7zzn+gyQhP6QVim7ujX86KSZQU0uVfVLP5owTbERc0 AGGA== X-Gm-Message-State: AAQBX9dwTZIThI2CQVm5OszhYhY4MzcNmro3Vq9vqRLNagxuatIT5amH lCRKvgIixIh71nRTD07F+JjNdq1p1af4+uBGmbk/jDl0 X-Google-Smtp-Source: AKy350Yr/8TnL5z5VvvmNeQcwM2JR4zEFPU13rf5cX4Pma0Y6EVCqWt/snLfROlmIuzf4NebmJAIuw== X-Received: by 2002:a17:90b:1c02:b0:23f:78d6:b5cc with SMTP id oc2-20020a17090b1c0200b0023f78d6b5ccmr7914934pjb.38.1680728580203; Wed, 05 Apr 2023 14:03:00 -0700 (PDT) Received: from patrick-ThinkPad-X1-Carbon-Gen-8.hq.rivosinc.com ([50.221.140.188]) by smtp.gmail.com with ESMTPSA id e6-20020a17090a77c600b002342ccc8280sm1809477pjs.6.2023.04.05.14.02.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 05 Apr 2023 14:02:59 -0700 (PDT) From: Patrick O'Neill To: gcc-patches@gcc.gnu.org Cc: palmer@rivosinc.com, gnu-toolchain@rivosinc.com, vineetg@rivosinc.com, andrew@sifive.com, kito.cheng@sifive.com, dlustig@nvidia.com, jeffreyalaw@gmail.com, cmuellner@gcc.gnu.org, andrea@rivosinc.com, Patrick O'Neill Subject: [PATCH v2 1/8] RISCV: Eliminate SYNC memory models Date: Wed, 5 Apr 2023 14:01:11 -0700 Message-Id: <20230405210118.1969283-2-patrick@rivosinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230405210118.1969283-1-patrick@rivosinc.com> References: <20220407182918.294892-1-patrick@rivosinc.com> <20230405210118.1969283-1-patrick@rivosinc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-12.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,GIT_PATCH_0,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Remove references to MEMMODEL_SYNC_* models by converting via memmodel_base(). 2023-04-05 Patrick O'Neill * atomic.c: Remove MEMMODEL_SYNC_* cases and sanitize memmodel input with memmodel_base Signed-off-by: Patrick O'Neill --- gcc/config/riscv/riscv.cc | 11 +++-------- 1 file changed, 3 insertions(+), 8 deletions(-) diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc index 76eee4a55e9..8f5636c93ed 100644 --- a/gcc/config/riscv/riscv.cc +++ b/gcc/config/riscv/riscv.cc @@ -4288,14 +4288,11 @@ riscv_memmodel_needs_amo_acquire (enum memmodel model) { case MEMMODEL_ACQ_REL: case MEMMODEL_SEQ_CST: - case MEMMODEL_SYNC_SEQ_CST: case MEMMODEL_ACQUIRE: case MEMMODEL_CONSUME: - case MEMMODEL_SYNC_ACQUIRE: return true; case MEMMODEL_RELEASE: - case MEMMODEL_SYNC_RELEASE: case MEMMODEL_RELAXED: return false; @@ -4314,14 +4311,11 @@ riscv_memmodel_needs_release_fence (enum memmodel model) { case MEMMODEL_ACQ_REL: case MEMMODEL_SEQ_CST: - case MEMMODEL_SYNC_SEQ_CST: case MEMMODEL_RELEASE: - case MEMMODEL_SYNC_RELEASE: return true; case MEMMODEL_ACQUIRE: case MEMMODEL_CONSUME: - case MEMMODEL_SYNC_ACQUIRE: case MEMMODEL_RELAXED: return false; @@ -4360,6 +4354,7 @@ riscv_print_operand (FILE *file, rtx op, int letter) } machine_mode mode = GET_MODE (op); enum rtx_code code = GET_CODE (op); + const enum memmodel model = memmodel_base (INTVAL (op)); switch (letter) { @@ -4497,12 +4492,12 @@ riscv_print_operand (FILE *file, rtx op, int letter) break; case 'A': - if (riscv_memmodel_needs_amo_acquire ((enum memmodel) INTVAL (op))) + if (riscv_memmodel_needs_amo_acquire (model)) fputs (".aq", file); break; case 'F': - if (riscv_memmodel_needs_release_fence ((enum memmodel) INTVAL (op))) + if (riscv_memmodel_needs_release_fence (model)) fputs ("fence iorw,ow; ", file); break; -- 2.25.1