From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2076.outbound.protection.outlook.com [40.107.20.76]) by sourceware.org (Postfix) with ESMTPS id 6889B38582A4 for ; Mon, 26 Jun 2023 15:35:33 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 6889B38582A4 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QQByR8aEA9kSIFLmV9cYw0sRq7yX5GFdvafhcGiA9uo=; b=Hjfxlz1vPVEUm+qo6pW9L4SN0mom82IbEgcB1wo9ThoGW6KD+mlsflEHKSBMfSCAJZpV/KaxzjT84CODN9v77C024wYJt0iLL0FqGIfCmX/yT/nGFP2jwx5f1Kc8NOncOM2srIdqFTtvW8C6YnN1D0y/WyVCLG+yEYjeK+1soYw= Received: from DUZPR01CA0167.eurprd01.prod.exchangelabs.com (2603:10a6:10:4b3::8) by VE1PR08MB5600.eurprd08.prod.outlook.com (2603:10a6:800:1b0::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6521.26; Mon, 26 Jun 2023 15:35:20 +0000 Received: from DBAEUR03FT047.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:4b3:cafe::2a) by DUZPR01CA0167.outlook.office365.com (2603:10a6:10:4b3::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6521.33 via Frontend Transport; Mon, 26 Jun 2023 15:35:19 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT047.mail.protection.outlook.com (100.127.143.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6544.15 via Frontend Transport; Mon, 26 Jun 2023 15:35:19 +0000 Received: ("Tessian outbound 52217515e112:v142"); Mon, 26 Jun 2023 15:35:19 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 2ca6f6840572b3a5 X-CR-MTA-TID: 64aa7808 Received: from b366f3e72f39.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 79D4D1DF-163B-417B-8A6B-631A00C1163D.1; Mon, 26 Jun 2023 15:35:12 +0000 Received: from EUR03-DBA-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id b366f3e72f39.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Mon, 26 Jun 2023 15:35:12 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=kb21sqMJuGKI9/254IGRrBQ6PQWF0JO5uu4QahHhIfdH1AgovhCZM6xDN7mLSmWnJxfBZT3nCLsikStfLhl/PZlouGVJsT/ugRtQVqRB7tCF8OaHhbYl3pDdq+n3oN/PoSxOlu9xH/8jzE99kyPEwpvvyWntPnsqiiqcxbanLsHLybiThvPMeaygQo0qqx+z1ur9+12VjV7G6xv9NGsszqC3Ju8Nzj55mmUI7AADQCidkWo6nMamHEoTa8Qkg/R47Fq785KBU5l/friFfBiQz/upigkKBy/1A+Urw1tCn+1BheLLXcKhsvK1e+atm7NTYAMe+Rj2XdyATQJjd5oO2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QQByR8aEA9kSIFLmV9cYw0sRq7yX5GFdvafhcGiA9uo=; b=A+/GQ9B9jRM4d9Ts7DUxfu7LvKvMXcfrl25yqp9ux3uh9thH3r1f21mZvoy25PO9QhwqoCAhSWQdIa8pE2jjt7U3upjGhuT+tgrsS1c3lhphTZvDoPC68z6+O10PBXUL3xScRd4M7v3Ood1J9vhgYhtf6fJHoq/TbM7wAk8ulvfmkew1dwkTC2mNx1Qp9U9dsGvxg5Q87XR18Z0MS0n3uoXTYDxtndawC7iGnT6T2ouVsDsYVMYcTkzfz0ddMSQwMQzmB/H9d4uzVsJ6bMnRk7vRdDbjZvQs8kRp8goxMMr3TeE8HcDCpqQI4TonmNnJiM+iuGOJOxDrZTKLBBUoSQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QQByR8aEA9kSIFLmV9cYw0sRq7yX5GFdvafhcGiA9uo=; b=Hjfxlz1vPVEUm+qo6pW9L4SN0mom82IbEgcB1wo9ThoGW6KD+mlsflEHKSBMfSCAJZpV/KaxzjT84CODN9v77C024wYJt0iLL0FqGIfCmX/yT/nGFP2jwx5f1Kc8NOncOM2srIdqFTtvW8C6YnN1D0y/WyVCLG+yEYjeK+1soYw= Received: from DUZPR01CA0015.eurprd01.prod.exchangelabs.com (2603:10a6:10:3c3::18) by AM8PR08MB5553.eurprd08.prod.outlook.com (2603:10a6:20b:1da::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6521.26; Mon, 26 Jun 2023 15:35:09 +0000 Received: from DBAEUR03FT054.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:3c3:cafe::37) by DUZPR01CA0015.outlook.office365.com (2603:10a6:10:3c3::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6521.33 via Frontend Transport; Mon, 26 Jun 2023 15:35:09 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DBAEUR03FT054.mail.protection.outlook.com (100.127.142.218) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6544.16 via Frontend Transport; Mon, 26 Jun 2023 15:35:08 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.23; Mon, 26 Jun 2023 15:35:02 +0000 Received: from e119885.cambridge.arm.com (10.2.78.55) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.23 via Frontend Transport; Mon, 26 Jun 2023 15:35:02 +0000 From: Oluwatamilore Adebayo To: CC: , , oluade01 Subject: [PATCH 2/2] AArch64: New RTL for ABDL Date: Mon, 26 Jun 2023 16:34:54 +0100 Message-ID: <20230626153454.42824-1-oluwatamilore.adebayo@arm.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DBAEUR03FT054:EE_|AM8PR08MB5553:EE_|DBAEUR03FT047:EE_|VE1PR08MB5600:EE_ X-MS-Office365-Filtering-Correlation-Id: abfc46be-3eb8-4b41-5234-08db765af2ef x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: qA7+P1G0Foj/H9q/qlJF2VcfqalNDOlnt+L4tYgvWo4r2y1xeRSLHFl0LZtZrEoBRL3Lj/bwHrIMGQkNUvmhpufyA7Z6TqegmPqJ6hV31FpofRRdybxwljroyj6SjYUGCJlDRSv3uiDl7GXnV9E+FzBzs+yKbW5YPd9i67ewBal4ONcfBmaA90c9qlRsR08mOqvPWe93DeF7dyp/FxaN8afCN2eMMxJIP5ikIHhjBQ98MOPgRhKqFc2e20T/RAn21JaSlV4cLczPmaxet3ArLpgKDR8z8ZL/FzK6A+FWXsGGnObLwogkEwi6hcmPNEvmUfdikGgEgbcXe2DzUmyfbWlxxe5IRARI5jtpYrH7JDwnK0bz+YL6l0+imhM5DLxFO1TQLTi5OoXbB+BUoK8MhqfHPPE2BNMplrwCYoo2T8/0n/Jq80P6b2XjTtszuz5MnYc2GVmf7UHAgWqb1JVBdCyGtoEVK/THaQYBwok0JFPzrV2PHLlZGHdWlnAYcYv1vWfdDGyR1Yw8sYG6AX4P3nH0Zxl4QMn3YrSZdxwwFpLzcGsTZtBVDpoqTSvVhduQuwJxZGJkSh9F37hWdPo5el8KegN94NJTBIMBw2HUjxQ5FrbBvb4RNYr28zHr0kWjuTeTOiD39cu+gXiPlFBM0SK8o5aK3/nCkzGilRqulaEe9bWLmPecQTDER/vEXL6sV1kY65bvPSdFHKhC5PHn2mqqXKYHEifnY5TLQjjcziY+sGArq8ocB1Y4qI8MPami/dQuH4Y6AECQfRYTzElxtNGVMRgWohULhqliTkHnKGDi9hvX3/XtMMOG89iHuCBl X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:nebula.arm.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230028)(4636009)(376002)(136003)(396003)(346002)(39860400002)(451199021)(36840700001)(46966006)(40470700004)(8676002)(70206006)(70586007)(8936002)(41300700001)(316002)(4326008)(1076003)(26005)(186003)(6916009)(336012)(2616005)(478600001)(54906003)(6666004)(7696005)(40460700003)(82310400005)(2906002)(5660300002)(40480700001)(30864003)(44832011)(84970400001)(82740400003)(81166007)(356005)(36756003)(86362001)(47076005)(36860700001)(83380400001)(426003)(36900700001)(579004);DIR:OUT;SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR08MB5553 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT047.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 3fa95caf-165d-42e6-6265-08db765aec7b X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 6GBy1G2MvLb2Pp0feUe5neKvZfaL1Y/PNfuBX0tTsab4sP2Mxdjtrq6umypnOuJyIaRNlTRIQ+EzCm+eBjRB/EPv0GIs6cDR/lWgzKi4jWulJ9rf5z+Se6C16EPjSzYOAKQ5/7UhslFGdvWefoGgyetajNCYa1pMMux2LTnXoFr7VPDqscbe0f3taYFFN/8759eEbC/1lE0+MuqzKiIECEdAas/699OO3Zxvhy6DiRbjrNpAMXHDGrF5mzwwrAgqY9/dQuU1syQmtAKWcz+WSGjZaEFHMdUz5+1owRaR5Bz+NxjaBKfxUhKnXm2dWytZYQ6VTCpJ/EVkMsB+OEpCUQa/OPY7Il8TIk5r3lwZjVJOTwfhUIDxeQ8y9MNe7tt71rIm+AN45RZihw++eVc+pfKOOXomV9hOja1AocxwCMjR5bwhrcO0Z5QJ9+vVfpF3RWzAitrDPc1oMMEQBk8XO/bggzlg46HmcW+hqQ5vANahOnhWu220us0tDhbNz8DtlOdEXJZyn3CykLTUiK+0olncS2TXZZbwRvXVDy2Va9ZdrNj7+Y2sXOVV9egNXlluqT24C70V/d+TNTTKNmZyFfiDykZHG8wykarJLjwhe/8GVu8qF199WMbAncVqqv6nMIwUOB7YLtJD18i158glJNdaiUJBGsDPaHMbzwauARPzo15YyGw2hBrwxtkxV/mOiqVy97CSf/264OI47Xh4OmP5WCxNSg8SDNPprZ8iI4YZUBJ5MG+LUwIGGmdz6gcc3bQUS7di1OX58ijvbBxJeQ== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230028)(4636009)(376002)(396003)(346002)(39850400004)(136003)(451199021)(40470700004)(36840700001)(46966006)(26005)(82310400005)(36860700001)(47076005)(478600001)(6666004)(7696005)(426003)(54906003)(336012)(83380400001)(2616005)(1076003)(186003)(2906002)(5660300002)(30864003)(44832011)(40460700003)(36756003)(70206006)(81166007)(316002)(40480700001)(82740400003)(70586007)(8936002)(8676002)(41300700001)(6916009)(86362001)(4326008)(84970400001)(579004);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Jun 2023 15:35:19.7961 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: abfc46be-3eb8-4b41-5234-08db765af2ef X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT047.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR08MB5600 X-Spam-Status: No, score=-11.8 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_LOTSOFHASH,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: From: oluade01 This patch adds new RTL for ABDL (sabdl, sabdl2, uabdl, uabdl2). gcc/ChangeLog: * config/aarch64/aarch64-simd.md (vec_widen_abdl_lo_, vec_widen_abdl_hi_): Expansions for abd vec widen optabs. (aarch64_abdl_insn): VQW based abdl RTL. * config/aarch64/iterators.md (USMAX_EXT): Code attributes that give the appropriate extend RTL for the max RTL. gcc/testsuite/ChangeLog: * gcc.target/aarch64/abd_2.c: Added ABDL testcases. * gcc.target/aarch64/abd_3.c: Added ABDL testcases. * gcc.target/aarch64/abd_4.c: Added ABDL testcases. * gcc.target/aarch64/abd_none_2.c: Added ABDL testcases. * gcc.target/aarch64/abd_none_3.c: Added ABDL testcases. * gcc.target/aarch64/abd_none_4.c: Added ABDL testcases. * gcc.target/aarch64/abd_run_1.c: Added ABDL testcases. * gcc.target/aarch64/sve/abd_1.c: Added ABDL testcases. * gcc.target/aarch64/sve/abd_2.c: Added ABDL testcases. * gcc.target/aarch64/sve/abd_none_1.c: Added ABDL testcases. * gcc.target/aarch64/sve/abd_none_2.c: Added ABDL testcases. --- gcc/config/aarch64/aarch64-simd.md | 70 ++++++++++++++++ gcc/config/aarch64/iterators.md | 3 + gcc/testsuite/gcc.target/aarch64/abd_2.c | 62 ++++++++++++-- gcc/testsuite/gcc.target/aarch64/abd_3.c | 63 ++++++++++++-- gcc/testsuite/gcc.target/aarch64/abd_4.c | 47 +++++++++-- gcc/testsuite/gcc.target/aarch64/abd_none_2.c | 73 ++++++++++++++++ gcc/testsuite/gcc.target/aarch64/abd_none_3.c | 73 ++++++++++++++++ gcc/testsuite/gcc.target/aarch64/abd_none_4.c | 84 +++++++++++++++++++ gcc/testsuite/gcc.target/aarch64/abd_run_1.c | 29 +++++++ gcc/testsuite/gcc.target/aarch64/sve/abd_1.c | 67 +++++++++++++-- gcc/testsuite/gcc.target/aarch64/sve/abd_2.c | 53 ++++++++++-- .../gcc.target/aarch64/sve/abd_none_1.c | 73 ++++++++++++++++ .../gcc.target/aarch64/sve/abd_none_2.c | 80 ++++++++++++++++++ 13 files changed, 749 insertions(+), 28 deletions(-) diff --git a/gcc/config/aarch64/aarch64-simd.md b/gcc/config/aarch64/aarch64-simd.md index bf90202ba2ad3f62f2020486d21256f083effb07..36fefd0a96801479fbf6469a3fbcef4a0b8cad6f 100644 --- a/gcc/config/aarch64/aarch64-simd.md +++ b/gcc/config/aarch64/aarch64-simd.md @@ -975,6 +975,76 @@ (define_expand "aarch64_abdl2" } ) +(define_insn "aarch64_abdl_hi_internal" + [(set (match_operand: 0 "register_operand" "=w") + (minus: + (USMAX: + (: + (vec_select: + (match_operand:VQW 1 "register_operand" "w") + (match_operand:VQW 3 "vect_par_cnst_hi_half" ""))) + (: + (vec_select: + (match_operand:VQW 2 "register_operand" "w") + (match_dup 3)))) + (: + (: + (vec_select: (match_dup 1) (match_dup 3))) + (: + (vec_select: (match_dup 2) (match_dup 3))))))] + "TARGET_SIMD" + "abdl2\t%0., %1., %2." + [(set_attr "type" "neon_abd_long")] +) + +(define_insn "aarch64_abdl_lo_internal" + [(set (match_operand: 0 "register_operand" "=w") + (minus: + (USMAX: + (: (vec_select: + (match_operand:VQW 1 "register_operand" "w") + (match_operand:VQW 3 "vect_par_cnst_lo_half" ""))) + (: (vec_select: + (match_operand:VQW 2 "register_operand" "w") + (match_dup 3)))) + (: + (: (vec_select: + (match_dup 1) + (match_dup 3))) + (: (vec_select: + (match_dup 2) + (match_dup 3))))))] + "TARGET_SIMD" + "abdl\t%0., %1., %2." + [(set_attr "type" "neon_abd_long")] +) + +(define_expand "vec_widen_abd_hi_" + [(match_operand: 0 "register_operand") + (ANY_EXTEND: (match_operand:VQW 1 "register_operand")) + (ANY_EXTEND: (match_operand:VQW 2 "register_operand"))] + "TARGET_SIMD" + { + rtx p = aarch64_simd_vect_par_cnst_half (mode, , true); + emit_insn (gen_aarch64_abdl_hi_internal (operands[0], operands[1], + operands[2], p)); + DONE; + } +) + +(define_expand "vec_widen_abd_lo_" + [(match_operand: 0 "register_operand") + (ANY_EXTEND: (match_operand:VQW 1 "register_operand")) + (ANY_EXTEND: (match_operand:VQW 2 "register_operand"))] + "TARGET_SIMD" + { + rtx p = aarch64_simd_vect_par_cnst_half (mode, , false); + emit_insn (gen_aarch64_abdl_lo_internal (operands[0], operands[1], + operands[2], p)); + DONE; + } +) + (define_insn "aarch64_abal" [(set (match_operand: 0 "register_operand" "=w") (plus: diff --git a/gcc/config/aarch64/iterators.md b/gcc/config/aarch64/iterators.md index d9c7354730ac5870c0042f1e30fb1140a117d110..1385842d0a51b3f4a0871af4d0bbbeeeee5299d4 100644 --- a/gcc/config/aarch64/iterators.md +++ b/gcc/config/aarch64/iterators.md @@ -1984,6 +1984,9 @@ (define_code_attr max_opp [(smax "smin") (umax "umin")]) ;; Same as above, but louder. (define_code_attr MAX_OPP [(smax "SMIN") (umax "UMIN")]) +;; Map smax and umax to sign_extend and zero_extend +(define_code_attr USMAX_EXT [(smax "sign_extend") (umax "zero_extend")]) + ;; The number of subvectors in an SVE_STRUCT. (define_mode_attr vector_count [(VNx32QI "2") (VNx16HI "2") (VNx8SI "2") (VNx4DI "2") diff --git a/gcc/testsuite/gcc.target/aarch64/abd_2.c b/gcc/testsuite/gcc.target/aarch64/abd_2.c index c0d41fb7ef99baf95b0f6a2e68a88f6748482af3..b86a3923fa8c6c20da52098bfb8ab8e230c894e5 100644 --- a/gcc/testsuite/gcc.target/aarch64/abd_2.c +++ b/gcc/testsuite/gcc.target/aarch64/abd_2.c @@ -13,23 +13,75 @@ TEST1(signed, char) TEST2(signed, char, short) TEST2(signed, char, int) +TEST2(signed, char, long) TEST2(signed, short, int) +TEST2(signed, short, long) +TEST2(signed, int, long) + +TEST2(signed, int, short) +TEST2(signed, int, char) +TEST2(signed, short, char) -TEST3(signed, char, int, short) TEST3(signed, char, short, int) +TEST3(signed, char, int, short) +TEST3(signed, char, short, long) +TEST3(signed, char, int, long) +TEST3(signed, char, short, char) +TEST3(signed, char, int, char) + +TEST3(signed, short, char, int) +TEST3(signed, short, int, char) +TEST3(signed, short, char, long) +TEST3(signed, short, int, long) +TEST3(signed, short, char, short) +TEST3(signed, short, int, short) + +TEST3(signed, int, char, short) +TEST3(signed, int, short, char) +TEST3(signed, int, char, long) +TEST3(signed, int, short, long) +TEST3(signed, int, char, int) +TEST3(signed, int, short, int) TEST1(unsigned, short) TEST1(unsigned, char) TEST2(unsigned, char, short) TEST2(unsigned, char, int) +TEST2(unsigned, char, long) +TEST2(unsigned, short, int) +TEST2(unsigned, short, long) + +TEST2(unsigned, short, char) TEST3(unsigned, char, short, int) +TEST3(unsigned, char, short, long) +TEST3(unsigned, char, short, char) + +TEST3(unsigned, short, char, int) +TEST3(unsigned, short, char, long) +TEST3(unsigned, short, char, short) + +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 35 } } */ +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 3 } } */ +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 1 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 5 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 4 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 13 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 13 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 14 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 14 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 3 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ + +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ /* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 3 } } */ -/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 1 } } */ + +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 14 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 14 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 3 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ /* { dg-final { scan-assembler-not {\tabs\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/abd_3.c b/gcc/testsuite/gcc.target/aarch64/abd_3.c index 4873c64f34885b3993010beafa01087569336dec..471602a51c4538965ce4a292f75a4ecc7e118b1b 100644 --- a/gcc/testsuite/gcc.target/aarch64/abd_3.c +++ b/gcc/testsuite/gcc.target/aarch64/abd_3.c @@ -13,24 +13,75 @@ TEST1(signed, char) TEST2(signed, char, short) TEST2(signed, char, int) +TEST2(signed, char, long) TEST2(signed, short, int) +TEST2(signed, short, long) +TEST2(signed, int, long) + +TEST2(signed, int, short) +TEST2(signed, int, char) +TEST2(signed, short, char) -TEST3(signed, char, int, short) TEST3(signed, char, short, int) +TEST3(signed, char, int, short) +TEST3(signed, char, short, long) +TEST3(signed, char, int, long) +TEST3(signed, char, short, char) +TEST3(signed, char, int, char) + +TEST3(signed, short, char, int) +TEST3(signed, short, int, char) +TEST3(signed, short, char, long) +TEST3(signed, short, int, long) +TEST3(signed, short, char, short) +TEST3(signed, short, int, short) + +TEST3(signed, int, char, short) +TEST3(signed, int, short, char) +TEST3(signed, int, char, long) +TEST3(signed, int, short, long) +TEST3(signed, int, char, int) +TEST3(signed, int, short, int) TEST1(unsigned, short) TEST1(unsigned, char) TEST2(unsigned, char, short) TEST2(unsigned, char, int) +TEST2(unsigned, char, long) TEST2(unsigned, short, int) +TEST2(unsigned, short, long) + +TEST2(unsigned, short, char) TEST3(unsigned, char, short, int) +TEST3(unsigned, char, short, long) +TEST3(unsigned, char, short, char) + +TEST3(unsigned, short, char, int) +TEST3(unsigned, short, char, long) +TEST3(unsigned, short, char, short) + +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 35 } } */ +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 3 } } */ +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 1 } } */ + +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 13 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 13 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 14 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 14 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 3 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ + +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 3 } } */ +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 1 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 5 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 4 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ -/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 4 } } */ -/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 14 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 14 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 3 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ /* { dg-final { scan-assembler-not {\tabs\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/abd_4.c b/gcc/testsuite/gcc.target/aarch64/abd_4.c index 98aa730d6aad700e3a9a712e14adc08c9fb546c2..364762283e99c1375e44ab41620d571f54050ce6 100644 --- a/gcc/testsuite/gcc.target/aarch64/abd_4.c +++ b/gcc/testsuite/gcc.target/aarch64/abd_4.c @@ -11,20 +11,57 @@ TEST1(signed, int) TEST2(signed, char, short) TEST2(signed, char, int) +TEST2(signed, char, long) TEST2(signed, short, int) +TEST2(signed, short, long) +TEST2(signed, int, long) TEST3(signed, char, short, int) +TEST3(signed, char, short, long) +TEST3(signed, char, int, long) + +TEST3(signed, short, char, int) +TEST3(signed, short, char, long) +TEST3(signed, short, int, long) + +TEST3(signed, int, char, long) +TEST3(signed, int, short, long) +TEST3(signed, int, char, int) +TEST3(signed, int, short, int) TEST2(unsigned, char, short) TEST2(unsigned, char, int) +TEST2(unsigned, char, long) TEST2(unsigned, short, int) +TEST2(unsigned, short, long) TEST3(unsigned, char, short, int) +TEST3(unsigned, char, short, long) + +TEST3(unsigned, short, char, int) +TEST3(unsigned, short, char, long) + +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 7 } } */ +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 0 } } */ +/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 0 } } */ + +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 13 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 13 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 10 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 10 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 3 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ + +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 0 } } */ +/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 0:w + } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.4s, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 1 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 3 } } */ -/* { dg-final { scan-assembler-times "sabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 2 } } */ -/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.8h, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 3 } } */ -/* { dg-final { scan-assembler-times "uabd\\tv\[0-9\]+\.16b, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 2 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 10 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 10 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 3 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 3 } } */ /* { dg-final { scan-assembler-not {\tabs\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/abd_none_2.c b/gcc/testsuite/gcc.target/aarch64/abd_none_2.c index 658e7426965ead945d0cad68ef721f176fb41665..d7ef2c1417b5461f8c4315d8d4911ca9f57c592c 100644 --- a/gcc/testsuite/gcc.target/aarch64/abd_none_2.c +++ b/gcc/testsuite/gcc.target/aarch64/abd_none_2.c @@ -7,8 +7,81 @@ #define ABD_ABS #include "abd.h" +TEST1(signed, long) + +TEST2(signed, long, char) +TEST2(signed, long, short) +TEST2(signed, long, int) + +TEST3(signed, char, long, short) +TEST3(signed, char, long, int) +TEST3(signed, char, long, char) + +TEST3(signed, short, long, char) +TEST3(signed, short, long, int) +TEST3(signed, short, long, short) + +TEST3(signed, int, long, char) +TEST3(signed, int, long, short) +TEST3(signed, int, long, int) + +TEST3(signed, long, char, short) +TEST3(signed, long, short, char) +TEST3(signed, long, char, int) +TEST3(signed, long, int, char) +TEST3(signed, long, short, int) +TEST3(signed, long, int, short) +TEST3(signed, long, char, long) +TEST3(signed, long, short, long) +TEST3(signed, long, int, long) + TEST1(unsigned, int) +TEST1(unsigned, long) + +TEST2(unsigned, int, long) + +TEST2(unsigned, long, char) +TEST2(unsigned, long, short) +TEST2(unsigned, long, int) +TEST2(unsigned, int, short) +TEST2(unsigned, int, char) + TEST3(unsigned, char, int, short) +TEST3(unsigned, char, long, short) +TEST3(unsigned, char, int, long) +TEST3(unsigned, char, long, int) +TEST3(unsigned, char, int, char) + +TEST3(unsigned, short, int, char) +TEST3(unsigned, short, long, char) +TEST3(unsigned, short, int, long) +TEST3(unsigned, short, long, int) +TEST3(unsigned, short, int, short) +TEST3(unsigned, short, long, short) + +TEST3(unsigned, int, char, short) +TEST3(unsigned, int, short, char) +TEST3(unsigned, int, char, long) +TEST3(unsigned, int, long, char) +TEST3(unsigned, int, short, long) +TEST3(unsigned, int, long, short) +TEST3(unsigned, int, char, int) +TEST3(unsigned, int, short, int) +TEST3(unsigned, int, long, int) + +TEST3(unsigned, long, char, short) +TEST3(unsigned, long, short, char) +TEST3(unsigned, long, char, int) +TEST3(unsigned, long, int, char) +TEST3(unsigned, long, short, int) +TEST3(unsigned, long, int, short) +TEST3(unsigned, long, char, long) +TEST3(unsigned, long, short, long) +TEST3(unsigned, long, int, long) /* { dg-final { scan-assembler-not {\tsabd\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl2\t} } } */ /* { dg-final { scan-assembler-not {\tuabd\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl2\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/abd_none_3.c b/gcc/testsuite/gcc.target/aarch64/abd_none_3.c index 14cfdcbde6998b527989326ff8848d071a4774e8..f23dd7d06e7facff1116a9c78303993a178b1c0b 100644 --- a/gcc/testsuite/gcc.target/aarch64/abd_none_3.c +++ b/gcc/testsuite/gcc.target/aarch64/abd_none_3.c @@ -7,8 +7,81 @@ #define ABD_ABS #include "abd.h" +TEST1(signed, long) + +TEST2(signed, long, char) +TEST2(signed, long, short) +TEST2(signed, long, int) + +TEST3(signed, char, long, short) +TEST3(signed, char, long, int) +TEST3(signed, char, long, char) + +TEST3(signed, short, long, char) +TEST3(signed, short, long, int) +TEST3(signed, short, long, short) + +TEST3(signed, int, long, char) +TEST3(signed, int, long, short) +TEST3(signed, int, long, int) + +TEST3(signed, long, char, short) +TEST3(signed, long, short, char) +TEST3(signed, long, char, int) +TEST3(signed, long, int, char) +TEST3(signed, long, short, int) +TEST3(signed, long, int, short) +TEST3(signed, long, char, long) +TEST3(signed, long, short, long) +TEST3(signed, long, int, long) + TEST1(unsigned, int) +TEST1(unsigned, long) + +TEST2(unsigned, int, long) + +TEST2(unsigned, long, char) +TEST2(unsigned, long, short) +TEST2(unsigned, long, int) +TEST2(unsigned, int, short) +TEST2(unsigned, int, char) + TEST3(unsigned, char, int, short) +TEST3(unsigned, char, long, short) +TEST3(unsigned, char, int, long) +TEST3(unsigned, char, long, int) +TEST3(unsigned, char, int, char) + +TEST3(unsigned, short, int, char) +TEST3(unsigned, short, long, char) +TEST3(unsigned, short, int, long) +TEST3(unsigned, short, long, int) +TEST3(unsigned, short, int, short) +TEST3(unsigned, short, long, short) + +TEST3(unsigned, int, char, short) +TEST3(unsigned, int, short, char) +TEST3(unsigned, int, char, long) +TEST3(unsigned, int, long, char) +TEST3(unsigned, int, short, long) +TEST3(unsigned, int, long, short) +TEST3(unsigned, int, char, int) +TEST3(unsigned, int, short, int) +TEST3(unsigned, int, long, int) + +TEST3(unsigned, long, char, short) +TEST3(unsigned, long, short, char) +TEST3(unsigned, long, char, int) +TEST3(unsigned, long, int, char) +TEST3(unsigned, long, short, int) +TEST3(unsigned, long, int, short) +TEST3(unsigned, long, char, long) +TEST3(unsigned, long, short, long) +TEST3(unsigned, long, int, long) /* { dg-final { scan-assembler-not {\tsabd\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl2\t} } } */ /* { dg-final { scan-assembler-not {\tuabd\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl2\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/abd_none_4.c b/gcc/testsuite/gcc.target/aarch64/abd_none_4.c index d612216b98bf5484783489cc48b4417ad1914b1d..f5cfc5dd73d0e4008318b7f2a9a143c98b12c88f 100644 --- a/gcc/testsuite/gcc.target/aarch64/abd_none_4.c +++ b/gcc/testsuite/gcc.target/aarch64/abd_none_4.c @@ -9,14 +9,98 @@ TEST1(signed, short) TEST1(signed, char) +TEST1(signed, long) + +TEST2(signed, long, char) +TEST2(signed, long, short) +TEST2(signed, long, int) +TEST2(signed, int, short) +TEST2(signed, int, char) +TEST2(signed, short, char) TEST3(signed, char, int, short) +TEST3(signed, char, long, short) +TEST3(signed, char, long, int) +TEST3(signed, char, short, char) +TEST3(signed, char, int, char) +TEST3(signed, char, long, char) + +TEST3(signed, short, int, char) +TEST3(signed, short, long, char) +TEST3(signed, short, long, int) +TEST3(signed, short, char, short) +TEST3(signed, short, int, short) +TEST3(signed, short, long, short) + +TEST3(signed, int, char, short) +TEST3(signed, int, short, char) +TEST3(signed, int, long, char) +TEST3(signed, int, long, short) +TEST3(signed, int, long, int) + +TEST3(signed, long, char, short) +TEST3(signed, long, short, char) +TEST3(signed, long, char, int) +TEST3(signed, long, int, char) +TEST3(signed, long, short, int) +TEST3(signed, long, int, short) +TEST3(signed, long, char, long) +TEST3(signed, long, short, long) +TEST3(signed, long, int, long) TEST1(unsigned, int) TEST1(unsigned, short) TEST1(unsigned, char) +TEST1(unsigned, long) + +TEST2(unsigned, int, long) + +TEST2(unsigned, long, char) +TEST2(unsigned, long, short) +TEST2(unsigned, long, int) +TEST2(unsigned, int, short) +TEST2(unsigned, int, char) +TEST2(unsigned, short, char) TEST3(unsigned, char, int, short) +TEST3(unsigned, char, long, short) +TEST3(unsigned, char, int, long) +TEST3(unsigned, char, long, int) +TEST3(unsigned, char, short, char) +TEST3(unsigned, char, int, char) +TEST3(unsigned, char, long, char) + +TEST3(unsigned, short, int, char) +TEST3(unsigned, short, long, char) +TEST3(unsigned, short, int, long) +TEST3(unsigned, short, long, int) +TEST3(unsigned, short, char, short) +TEST3(unsigned, short, int, short) +TEST3(unsigned, short, long, short) + +TEST3(unsigned, int, char, short) +TEST3(unsigned, int, short, char) +TEST3(unsigned, int, char, long) +TEST3(unsigned, int, long, char) +TEST3(unsigned, int, short, long) +TEST3(unsigned, int, long, short) +TEST3(unsigned, int, char, int) +TEST3(unsigned, int, short, int) +TEST3(unsigned, int, long, int) + +TEST3(unsigned, long, char, short) +TEST3(unsigned, long, short, char) +TEST3(unsigned, long, char, int) +TEST3(unsigned, long, int, char) +TEST3(unsigned, long, short, int) +TEST3(unsigned, long, int, short) +TEST3(unsigned, long, char, long) +TEST3(unsigned, long, short, long) +TEST3(unsigned, long, int, long) /* { dg-final { scan-assembler-not {\tsabd\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl2\t} } } */ /* { dg-final { scan-assembler-not {\tuabd\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl2\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/abd_run_1.c b/gcc/testsuite/gcc.target/aarch64/abd_run_1.c index 7bb0a801415ffeab235bd636032112228255e836..1bfd6aca157db47b0874af7308a5fa8d61f71da2 100644 --- a/gcc/testsuite/gcc.target/aarch64/abd_run_1.c +++ b/gcc/testsuite/gcc.target/aarch64/abd_run_1.c @@ -11,10 +11,17 @@ TEST1(signed, int) TEST1(signed, short) TEST1(signed, char) +TEST2(signed, char, short) +TEST2(signed, short, int) +TEST2(signed, int, long) + TEST1(unsigned, int) TEST1(unsigned, short) TEST1(unsigned, char) +TEST2(unsigned, char, short) +TEST2(unsigned, short, int) + #define EMPTY { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } #define sA { -50, -50, -50, -50, -50, -50, -50, -50, -50, -50, -50, -50, -50, -50, -50, -50 } #define uA { 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100, 100 } @@ -27,6 +34,8 @@ typedef signed short s16; typedef unsigned short u16; typedef signed int s32; typedef unsigned int u32; +typedef signed long s64; +typedef unsigned long u64; s8 sc_out[] = EMPTY; u8 uc_out[] = EMPTY; @@ -34,6 +43,8 @@ s16 ss_out[] = EMPTY; u16 us_out[] = EMPTY; s32 si_out[] = EMPTY; u32 ui_out[] = EMPTY; +s64 sl_out[] = EMPTY; +u64 ul_out[] = EMPTY; s8 sc_A[] = sA; s8 sc_B[] = B; @@ -56,6 +67,8 @@ s16 ss_gold[] = GOLD; u16 us_gold[] = GOLD; s32 si_gold[] = GOLD; u32 ui_gold[] = GOLD; +s64 sl_gold[] = GOLD; +u64 ul_gold[] = GOLD; extern void abort (void); @@ -88,6 +101,22 @@ int main () fn_unsigned_int (ui_A, ui_B, ui_out); COMPARE (ui_out, ui_gold); + + fn_signed_char_char_short (sc_B, sc_A, ss_out); + COMPARE(ss_gold, ss_out); + + fn_signed_short_short_int (ss_A, ss_B, si_out); + COMPARE(si_gold, si_out); + + fn_signed_int_int_long (si_B, si_A, sl_out); + COMPARE(sl_gold, sl_out); + + fn_unsigned_char_char_short (uc_B, uc_A, us_out); + COMPARE(us_gold, us_out); + + fn_unsigned_short_short_int (us_A, us_B, ui_out); + COMPARE(ui_gold, ui_out); + return 0; } diff --git a/gcc/testsuite/gcc.target/aarch64/sve/abd_1.c b/gcc/testsuite/gcc.target/aarch64/sve/abd_1.c index e49006f90b22040f890c279ec19c490a655abd63..364741ea1bfb981f61676128efad1e43586e8eb8 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/abd_1.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/abd_1.c @@ -10,26 +10,79 @@ TEST1(signed, int) TEST1(signed, short) TEST1(signed, char) -TEST2(signed, char, int) TEST2(signed, char, short) +TEST2(signed, char, int) +TEST2(signed, char, long) TEST2(signed, short, int) +TEST2(signed, short, long) +TEST2(signed, int, long) + +TEST2(signed, int, short) +TEST2(signed, int, char) +TEST2(signed, short, char) -TEST3(signed, char, int, short) TEST3(signed, char, short, int) +TEST3(signed, char, int, short) +TEST3(signed, char, short, long) +TEST3(signed, char, int, long) +TEST3(signed, char, short, char) +TEST3(signed, char, int, char) + +TEST3(signed, short, char, int) +TEST3(signed, short, int, char) +TEST3(signed, short, char, long) +TEST3(signed, short, int, long) +TEST3(signed, short, char, short) +TEST3(signed, short, int, short) + +TEST3(signed, int, char, short) +TEST3(signed, int, short, char) +TEST3(signed, int, char, long) +TEST3(signed, int, short, long) +TEST3(signed, int, char, int) +TEST3(signed, int, short, int) TEST1(unsigned, short) TEST1(unsigned, char) TEST2(unsigned, char, short) TEST2(unsigned, char, int) +TEST2(unsigned, char, long) TEST2(unsigned, short, int) +TEST2(unsigned, short, long) + +TEST2(unsigned, short, char) TEST3(unsigned, char, short, int) +TEST3(unsigned, char, short, long) +TEST3(unsigned, char, short, char) + +TEST3(unsigned, short, char, int) +TEST3(unsigned, short, char, long) +TEST3(unsigned, short, char, short) + +/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.d, p\[0-9\]/m, z\[0-9\]+\.d, z\[0-9\]+\.d" 0 } } */ +/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.s, p\[0-9\]/m, z\[0-9\]+\.s, z\[0-9\]+\.s" 16 } } */ +/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 2 } } */ +/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.b, p\[0-9\]/m, z\[0-9\]+\.b, z\[0-9\]+\.b" 4 } } */ + +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 0 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 14 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 14 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 0 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 0 } } */ + +/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.d, p\[0-9\]/m, z\[0-9\]+\.d, z\[0-9\]+\.d" 0 } } */ +/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.s, p\[0-9\]/m, z\[0-9\]+\.s, z\[0-9\]+\.s" 0 } } */ +/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 2 } } */ +/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.b, p\[0-9\]/m, z\[0-9\]+\.b, z\[0-9\]+\.b" 4 } } */ -/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.s, p\[0-9\]/m, z\[0-9\]+\.s, z\[0-9\]+\.s" 2 } } */ -/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 3 } } */ -/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.b, p\[0-9\]/m, z\[0-9\]+\.b, z\[0-9\]+\.b" 3 } } */ -/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 3 } } */ -/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.b, p\[0-9\]/m, z\[0-9\]+\.b, z\[0-9\]+\.b" 3 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 14 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 14 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 0 } } */ /* { dg-final { scan-assembler-not {\tabs\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/sve/abd_2.c b/gcc/testsuite/gcc.target/aarch64/sve/abd_2.c index ea64fa837b1025933ab6c339b86f0db06ffbe0e4..02e0ef09b72a3802fd32c93bf43035787ed5553b 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/abd_2.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/abd_2.c @@ -7,23 +7,66 @@ #include "../abd.h" TEST1(signed, int) +TEST1(signed, long) -TEST2(signed, char, int) TEST2(signed, char, short) +TEST2(signed, char, int) +TEST2(signed, char, long) TEST2(signed, short, int) +TEST2(signed, short, long) +TEST2(signed, int, long) TEST3(signed, char, short, int) +TEST3(signed, char, short, long) +TEST3(signed, char, int, long) + +TEST3(signed, short, char, int) +TEST3(signed, short, char, long) +TEST3(signed, short, int, long) + +TEST3(signed, int, char, long) +TEST3(signed, int, short, long) +TEST3(signed, int, char, int) +TEST3(signed, int, short, int) + +TEST3(signed, long, char, long) +TEST3(signed, long, short, long) +TEST3(signed, long, int, long) -TEST2(unsigned, char, int) TEST2(unsigned, char, short) +TEST2(unsigned, char, int) +TEST2(unsigned, char, long) TEST2(unsigned, short, int) +TEST2(unsigned, short, long) TEST3(unsigned, char, short, int) +TEST3(unsigned, char, short, long) + +TEST3(unsigned, short, char, int) +TEST3(unsigned, short, char, long) -/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.s, p\[0-9\]/m, z\[0-9\]+\.s, z\[0-9\]+\.s" 1 } } */ -/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 2 } } */ +/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.d, p\[0-9\]/m, z\[0-9\]+\.d, z\[0-9\]+\.d" 4 } } */ +/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.s, p\[0-9\]/m, z\[0-9\]+\.s, z\[0-9\]+\.s" 8 } } */ +/* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 0 } } */ /* { dg-final { scan-assembler-times "sabd\\tz\[0-9\]+\.b, p\[0-9\]/m, z\[0-9\]+\.b, z\[0-9\]+\.b" 2 } } */ -/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 2 } } */ + +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 0 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 10 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 10 } } */ +/* { dg-final { scan-assembler-times "sabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 1 } } */ +/* { dg-final { scan-assembler-times "sabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 1 } } */ + +/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.d, p\[0-9\]/m, z\[0-9\]+\.d, z\[0-9\]+\.d" 0 } } */ +/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.s, p\[0-9\]/m, z\[0-9\]+\.s, z\[0-9\]+\.s" 0 } } */ +/* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.h, p\[0-9\]/m, z\[0-9\]+\.h, z\[0-9\]+\.h" 0 } } */ /* { dg-final { scan-assembler-times "uabd\\tz\[0-9\]+\.b, p\[0-9\]/m, z\[0-9\]+\.b, z\[0-9\]+\.b" 2 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.2d, v\[0-9\]+\.2s, v\[0-9\]+\.2s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.2d, v\[0-9\]+\.4s, v\[0-9\]+\.4s" 0 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.4s, v\[0-9\]+\.4h, v\[0-9\]+\.4h" 10 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.4s, v\[0-9\]+\.8h, v\[0-9\]+\.8h" 10 } } */ +/* { dg-final { scan-assembler-times "uabdl\\tv\[0-9\]+\.8h, v\[0-9\]+\.8b, v\[0-9\]+\.8b" 1 } } */ +/* { dg-final { scan-assembler-times "uabdl2\\tv\[0-9\]+\.8h, v\[0-9\]+\.16b, v\[0-9\]+\.16b" 1 } } */ + /* { dg-final { scan-assembler-not {\tabs\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/sve/abd_none_1.c b/gcc/testsuite/gcc.target/aarch64/sve/abd_none_1.c index a4c2053c50e235e6ea6ad8bfb124889556be1657..1fb58b38474796bb6ed66fb098372ac81446d572 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/abd_none_1.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/abd_none_1.c @@ -6,8 +6,81 @@ #define ABD_ABS #include "../abd.h" +TEST1(signed, long) + +TEST2(signed, long, char) +TEST2(signed, long, short) +TEST2(signed, long, int) + +TEST3(signed, char, long, short) +TEST3(signed, char, long, int) +TEST3(signed, char, long, char) + +TEST3(signed, short, long, char) +TEST3(signed, short, long, int) +TEST3(signed, short, long, short) + +TEST3(signed, int, long, char) +TEST3(signed, int, long, short) +TEST3(signed, int, long, int) + +TEST3(signed, long, char, short) +TEST3(signed, long, short, char) +TEST3(signed, long, char, int) +TEST3(signed, long, int, char) +TEST3(signed, long, short, int) +TEST3(signed, long, int, short) +TEST3(signed, long, char, long) +TEST3(signed, long, short, long) +TEST3(signed, long, int, long) + TEST1(unsigned, int) +TEST1(unsigned, long) + +TEST2(unsigned, int, long) + +TEST2(unsigned, long, char) +TEST2(unsigned, long, short) +TEST2(unsigned, long, int) +TEST2(unsigned, int, short) +TEST2(unsigned, int, char) + TEST3(unsigned, char, int, short) +TEST3(unsigned, char, long, short) +TEST3(unsigned, char, int, long) +TEST3(unsigned, char, long, int) +TEST3(unsigned, char, int, char) + +TEST3(unsigned, short, int, char) +TEST3(unsigned, short, long, char) +TEST3(unsigned, short, int, long) +TEST3(unsigned, short, long, int) +TEST3(unsigned, short, int, short) +TEST3(unsigned, short, long, short) + +TEST3(unsigned, int, char, short) +TEST3(unsigned, int, short, char) +TEST3(unsigned, int, char, long) +TEST3(unsigned, int, long, char) +TEST3(unsigned, int, short, long) +TEST3(unsigned, int, long, short) +TEST3(unsigned, int, char, int) +TEST3(unsigned, int, short, int) +TEST3(unsigned, int, long, int) + +TEST3(unsigned, long, char, short) +TEST3(unsigned, long, short, char) +TEST3(unsigned, long, char, int) +TEST3(unsigned, long, int, char) +TEST3(unsigned, long, short, int) +TEST3(unsigned, long, int, short) +TEST3(unsigned, long, char, long) +TEST3(unsigned, long, short, long) +TEST3(unsigned, long, int, long) /* { dg-final { scan-assembler-not {\tsabd\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl2\t} } } */ /* { dg-final { scan-assembler-not {\tuabd\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl2\t} } } */ diff --git a/gcc/testsuite/gcc.target/aarch64/sve/abd_none_2.c b/gcc/testsuite/gcc.target/aarch64/sve/abd_none_2.c index 4862db93a81e890637ee8e02dcc9de9e0e613e91..a9465b56bab9aad5a6bea65055e7d928c7aabe39 100644 --- a/gcc/testsuite/gcc.target/aarch64/sve/abd_none_2.c +++ b/gcc/testsuite/gcc.target/aarch64/sve/abd_none_2.c @@ -9,13 +9,93 @@ TEST1(signed, short) TEST1(signed, char) +TEST2(signed, long, char) +TEST2(signed, long, short) +TEST2(signed, long, int) +TEST2(signed, int, short) +TEST2(signed, int, char) +TEST2(signed, short, char) + TEST3(signed, char, int, short) +TEST3(signed, char, long, short) +TEST3(signed, char, long, int) +TEST3(signed, char, short, char) +TEST3(signed, char, int, char) +TEST3(signed, char, long, char) + +TEST3(signed, short, int, char) +TEST3(signed, short, long, char) +TEST3(signed, short, long, int) +TEST3(signed, short, char, short) +TEST3(signed, short, int, short) +TEST3(signed, short, long, short) + +TEST3(signed, int, char, short) +TEST3(signed, int, short, char) +TEST3(signed, int, long, char) +TEST3(signed, int, long, short) +TEST3(signed, int, long, int) + +TEST3(signed, long, char, short) +TEST3(signed, long, short, char) +TEST3(signed, long, char, int) +TEST3(signed, long, int, char) +TEST3(signed, long, short, int) +TEST3(signed, long, int, short) TEST1(unsigned, int) TEST1(unsigned, short) TEST1(unsigned, char) +TEST1(unsigned, long) + +TEST2(unsigned, int, long) + +TEST2(unsigned, long, char) +TEST2(unsigned, long, short) +TEST2(unsigned, long, int) +TEST2(unsigned, int, short) +TEST2(unsigned, int, char) +TEST2(unsigned, short, char) TEST3(unsigned, char, int, short) +TEST3(unsigned, char, long, short) +TEST3(unsigned, char, int, long) +TEST3(unsigned, char, long, int) +TEST3(unsigned, char, short, char) +TEST3(unsigned, char, int, char) +TEST3(unsigned, char, long, char) + +TEST3(unsigned, short, int, char) +TEST3(unsigned, short, long, char) +TEST3(unsigned, short, int, long) +TEST3(unsigned, short, long, int) +TEST3(unsigned, short, char, short) +TEST3(unsigned, short, int, short) +TEST3(unsigned, short, long, short) + +TEST3(unsigned, int, char, short) +TEST3(unsigned, int, short, char) +TEST3(unsigned, int, char, long) +TEST3(unsigned, int, long, char) +TEST3(unsigned, int, short, long) +TEST3(unsigned, int, long, short) +TEST3(unsigned, int, char, int) +TEST3(unsigned, int, short, int) +TEST3(unsigned, int, long, int) + +TEST3(unsigned, long, char, short) +TEST3(unsigned, long, short, char) +TEST3(unsigned, long, char, int) +TEST3(unsigned, long, int, char) +TEST3(unsigned, long, short, int) +TEST3(unsigned, long, int, short) +TEST3(unsigned, long, char, long) +TEST3(unsigned, long, short, long) +TEST3(unsigned, long, int, long) /* { dg-final { scan-assembler-not {\tsabd\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tsabdl2\t} } } */ /* { dg-final { scan-assembler-not {\tuabd\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl\t} } } */ +/* { dg-final { scan-assembler-not {\tuabdl2\t} } } */ -- 2.25.1