From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=fQ1/=GW=embecosm.com=mary.bennett@sourceware.org>
Received: from mail-wr1-x42b.google.com (mail-wr1-x42b.google.com [IPv6:2a00:1450:4864:20::42b])
	by sourceware.org (Postfix) with ESMTPS id E79503858433
	for <gcc-patches@gcc.gnu.org>; Thu,  9 Nov 2023 11:57:52 +0000 (GMT)
DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org E79503858433
Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=embecosm.com
Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=embecosm.com
ARC-Filter: OpenARC Filter v1.0.0 sourceware.org E79503858433
Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2a00:1450:4864:20::42b
ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1699531076; cv=none;
	b=FWZlbGdlu2DihX9sZX5xlIjWOcTy8mdlavoARXHaSFXIB7uN449wUJaD/9KxTwn+tuI4Mfqlt/O4Ln0pE3vsvlRPR9Sx+NINLfMvxoFYv6S8wNCB4BwJM0o29e8O9rD00j9E5pNRZdYuEIbGbX4kM3kpmcS/Gbfmd78Sdb2VB+4=
ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key;
	t=1699531076; c=relaxed/simple;
	bh=a1QXoit5GvCjgFRWqJactpWGAvcVnD+3kep4XB6UiFU=;
	h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=s5po6+HJXFoPdP8mts/Kjby/8lYLAfUkO3QQB3HjpTO0nE95bjDrXavplOdBsz4dRrPIz6KyehsT7JHqdxVwgs1F1GQD2uNdgDZFcvGcwTh+g/FwTDjwD5GG2GIDMXORIBRaHFTvjzPGsTpiqKjxeWjBAyRJvy3bscQ0TzrGJMc=
ARC-Authentication-Results: i=1; server2.sourceware.org
Received: by mail-wr1-x42b.google.com with SMTP id ffacd0b85a97d-32fadd4ad09so510663f8f.1
        for <gcc-patches@gcc.gnu.org>; Thu, 09 Nov 2023 03:57:52 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=embecosm.com; s=google; t=1699531071; x=1700135871; darn=gcc.gnu.org;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:from:to:cc:subject:date:message-id:reply-to;
        bh=GNXdf8qUYEOJZnQ0t23E/aUOASeLlYf3GB3FrHI8LdM=;
        b=fV8xpFAphfuo4aSCzNJ/G3vNv9OrPOM13fZUDuMzPZCRiE1O+zcZ+i2nyJyLO+YLe6
         wLYFyWZcQrZxkRU3BAuzZywxPY9PgLs5XrSZeIPnuiOzfp28KpY728CFM2+SSLsPLg99
         MoyPibgecoApezh7460Xw7Ze3w553Tmg9kv1mo+Au2iRTLFyOajM8+LI98jOud4W7RgL
         7kYJTPneBq/vcNeEcG+u9QYTsol3nbaCJo3dYnLR1vf/i1KDkRfziuvUi3UZyctREQK2
         HUYut7NAZ/BU/mFYwlpJwhIXlOWb+x1a1aZ5qKfIGzcL7q6x14O+7Oolc8LxmfovjOVT
         u2qg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1699531071; x=1700135871;
        h=content-transfer-encoding:mime-version:message-id:date:subject:cc
         :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
         :reply-to;
        bh=GNXdf8qUYEOJZnQ0t23E/aUOASeLlYf3GB3FrHI8LdM=;
        b=KcGnBrSsgtdDnaeDKtsy6kZseI6Wl/LB5JiLCu2/vsOQbIFh2O7x5Ek5Cbj1k8Y1H0
         QXo3a5Jx3p2O8loaBevV8rNHfOokovE9gZVpCzmxDgHxY2HSHFX2sDumQVN9bfyPnGOG
         BXkpeiPAxL2SdvgiVNfM+psGDAwQmnarRYuiQGRdlq/gBqhns1qVSPW1+UDZfBC0EgVj
         ZaVuh6sTo4pQ6i+GJjB8xeYcdI7JSnrveoBy0D98r7CJWHpWGn2zpWy2/KOe3bTVqWr4
         nA2/5N/mC5mBzgqK3N/GDFg2CqMVlIc2uOE8lK1eHeC9cBCpXSJ1Vc8+F+VFI3XBD8gP
         6qOw==
X-Gm-Message-State: AOJu0Yzfn2f3KfTrGEd4pOoYTR1QhMuyQau3auPfhqgpepDxVZT/mteY
	HvaGgQeXpqFfaud2PK1fuc0vJidDuIbWT1nZ/Ykk9A==
X-Google-Smtp-Source: AGHT+IEH2Dw4N7rbVtI42ti8lcrGu9qCJ4QNVB2WmqaD+ScPyEb0nxwy1V9yXTGSiypAlrrqxdKzHg==
X-Received: by 2002:a05:6000:70d:b0:32d:81fe:7104 with SMTP id bs13-20020a056000070d00b0032d81fe7104mr6743204wrb.63.1699531070716;
        Thu, 09 Nov 2023 03:57:50 -0800 (PST)
Received: from troughton.sou.embecosm-corp.com ([212.69.42.53])
        by smtp.gmail.com with ESMTPSA id n7-20020a5d6607000000b0032db1d741a6sm7194131wru.99.2023.11.09.03.57.49
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 09 Nov 2023 03:57:50 -0800 (PST)
From: Mary Bennett <mary.bennett@embecosm.com>
To: gcc-patches@gcc.gnu.org
Cc: mary.bennett@embecosm.com
Subject: [PATCH 0/1] RISC-V: Support CORE-V XCVSIMD extension
Date: Thu,  9 Nov 2023 11:57:35 +0000
Message-Id: <20231109115736.541131-1-mary.bennett@embecosm.com>
X-Mailer: git-send-email 2.34.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Spam-Status: No, score=-4.5 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,KAM_SHORT,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP,T_SCC_BODY_TEXT_LINE,URIBL_BLACK autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org
List-Id: <gcc-patches.gcc.gnu.org>

This patch series presents the comprehensive implementation of the SIMD
extension for CORE-V.

Tested with riscv-gnu-toolchain on binutils, ld, gas and gcc testsuites to
ensure its correctness and compatibility with the existing codebase.
However, your input, reviews, and suggestions are invaluable in making this
extension even more robust.

The CORE-V builtins are described in the specification [1] and work can be
found in the OpenHW group's Github repository [2].

[1] github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md

[2] github.com/openhwgroup/corev-gcc

Contributors:
  Mary Bennett <mary.bennett@embecosm.com>
  Nandni Jamnadas <nandni.jamnadas@embecosm.com>
  Pietra Ferreira <pietra.ferreira@embecosm.com>
  Charlie Keaney
  Jessica Mills
  Craig Blackmore <craig.blackmore@embecosm.com>
  Simon Cook <simon.cook@embecosm.com>
  Jeremy Bennett <jeremy.bennett@embecosm.com>
  Helene Chelin <helene.chelin@embecosm.com>

RISC-V: Add support for XCVsimd extension in CV32E40P

 gcc/common/config/riscv/riscv-common.cc       |    2 +
 gcc/config/riscv/constraints.md               |   30 +
 gcc/config/riscv/corev.def                    |  156 ++
 gcc/config/riscv/corev.md                     | 1908 +++++++++++++++++
 gcc/config/riscv/predicates.md                |   20 +
 gcc/config/riscv/riscv-builtins.cc            |    1 +
 gcc/config/riscv/riscv-ftypes.def             |    9 +
 gcc/config/riscv/riscv.cc                     |    8 +
 gcc/config/riscv/riscv.opt                    |    2 +
 gcc/doc/extend.texi                           |  886 ++++++++
 gcc/doc/sourcebuild.texi                      |    3 +
 .../riscv/cv-simd-abs-b-compile-1.c           |   11 +
 .../riscv/cv-simd-abs-h-compile-1.c           |   11 +
 .../riscv/cv-simd-add-b-compile-1.c           |   11 +
 .../riscv/cv-simd-add-div2-compile-1.c        |   11 +
 .../riscv/cv-simd-add-div4-compile-1.c        |   11 +
 .../riscv/cv-simd-add-div8-compile-1.c        |   11 +
 .../riscv/cv-simd-add-h-compile-1.c           |   11 +
 .../riscv/cv-simd-add-sc-b-compile-1.c        |   30 +
 .../riscv/cv-simd-add-sc-h-compile-1.c        |   30 +
 .../riscv/cv-simd-and-b-compile-1.c           |   11 +
 .../riscv/cv-simd-and-h-compile-1.c           |   11 +
 .../riscv/cv-simd-and-sc-b-compile-1.c        |   30 +
 .../riscv/cv-simd-and-sc-h-compile-1.c        |   30 +
 .../riscv/cv-simd-avg-b-compile-1.c           |   11 +
 .../riscv/cv-simd-avg-h-compile-1.c           |   11 +
 .../riscv/cv-simd-avg-sc-b-compile-1.c        |   30 +
 .../riscv/cv-simd-avg-sc-h-compile-1.c        |   30 +
 .../riscv/cv-simd-avgu-b-compile-1.c          |   11 +
 .../riscv/cv-simd-avgu-h-compile-1.c          |   11 +
 .../riscv/cv-simd-avgu-sc-b-compile-1.c       |   24 +
 .../riscv/cv-simd-avgu-sc-h-compile-1.c       |   24 +
 .../riscv/cv-simd-cmpeq-b-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpeq-h-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpeq-sc-b-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpeq-sc-h-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpge-b-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpge-h-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpge-sc-b-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpge-sc-h-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpgeu-b-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpgeu-h-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpgeu-sc-b-compile-1.c     |   24 +
 .../riscv/cv-simd-cmpgeu-sc-h-compile-1.c     |   24 +
 .../riscv/cv-simd-cmpgt-b-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpgt-h-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpgt-sc-b-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpgt-sc-h-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpgtu-b-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpgtu-h-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpgtu-sc-b-compile-1.c     |   24 +
 .../riscv/cv-simd-cmpgtu-sc-h-compile-1.c     |   24 +
 .../riscv/cv-simd-cmple-b-compile-1.c         |   11 +
 .../riscv/cv-simd-cmple-h-compile-1.c         |   11 +
 .../riscv/cv-simd-cmple-sc-b-compile-1.c      |   30 +
 .../riscv/cv-simd-cmple-sc-h-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpleu-b-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpleu-h-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpleu-sc-b-compile-1.c     |   24 +
 .../riscv/cv-simd-cmpleu-sc-h-compile-1.c     |   24 +
 .../riscv/cv-simd-cmplt-b-compile-1.c         |   11 +
 .../riscv/cv-simd-cmplt-h-compile-1.c         |   11 +
 .../riscv/cv-simd-cmplt-sc-b-compile-1.c      |   30 +
 .../riscv/cv-simd-cmplt-sc-h-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpltu-b-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpltu-h-compile-1.c        |   11 +
 .../riscv/cv-simd-cmpltu-sc-b-compile-1.c     |   24 +
 .../riscv/cv-simd-cmpltu-sc-h-compile-1.c     |   24 +
 .../riscv/cv-simd-cmpne-b-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpne-h-compile-1.c         |   11 +
 .../riscv/cv-simd-cmpne-sc-b-compile-1.c      |   30 +
 .../riscv/cv-simd-cmpne-sc-h-compile-1.c      |   30 +
 .../riscv/cv-simd-cplxconj-compile-1.c        |   11 +
 .../riscv/cv-simd-cplxmul-i-compile-1.c       |   11 +
 .../riscv/cv-simd-cplxmul-i-div2-compile-1.c  |   11 +
 .../riscv/cv-simd-cplxmul-i-div4-compile-1.c  |   11 +
 .../riscv/cv-simd-cplxmul-i-div8-compile-1.c  |   11 +
 .../riscv/cv-simd-cplxmul-r-compile-1.c       |   11 +
 .../riscv/cv-simd-cplxmul-r-div2-compile-1.c  |   11 +
 .../riscv/cv-simd-cplxmul-r-div4-compile-1.c  |   11 +
 .../riscv/cv-simd-cplxmul-r-div8-compile-1.c  |   11 +
 .../riscv/cv-simd-dotsp-b-compile-1.c         |   11 +
 .../riscv/cv-simd-dotsp-h-compile-1.c         |   11 +
 .../riscv/cv-simd-dotsp-sc-b-compile-1.c      |   30 +
 .../riscv/cv-simd-dotsp-sc-h-compile-1.c      |   30 +
 .../riscv/cv-simd-dotup-b-compile-1.c         |   11 +
 .../riscv/cv-simd-dotup-h-compile-1.c         |   11 +
 .../riscv/cv-simd-dotup-sc-b-compile-1.c      |   24 +
 .../riscv/cv-simd-dotup-sc-h-compile-1.c      |   24 +
 .../riscv/cv-simd-dotusp-b-compile-1.c        |   11 +
 .../riscv/cv-simd-dotusp-h-compile-1.c        |   11 +
 .../riscv/cv-simd-dotusp-sc-b-compile-1.c     |   30 +
 .../riscv/cv-simd-dotusp-sc-h-compile-1.c     |   30 +
 .../riscv/cv-simd-extract-b-compile-1.c       |   23 +
 .../riscv/cv-simd-extract-h-compile-1.c       |   23 +
 .../riscv/cv-simd-extractu-b-compile-1.c      |   23 +
 .../riscv/cv-simd-extractu-h-compile-1.c      |   23 +
 .../riscv/cv-simd-insert-b-compile-1.c        |   23 +
 .../riscv/cv-simd-insert-h-compile-1.c        |   23 +
 .../riscv/cv-simd-march-compile-1.c           | 1765 +++++++++++++++
 .../riscv/cv-simd-max-b-compile-1.c           |   11 +
 .../riscv/cv-simd-max-h-compile-1.c           |   11 +
 .../riscv/cv-simd-max-sc-b-compile-1.c        |   30 +
 .../riscv/cv-simd-max-sc-h-compile-1.c        |   30 +
 .../riscv/cv-simd-maxu-b-compile-1.c          |   11 +
 .../riscv/cv-simd-maxu-h-compile-1.c          |   11 +
 .../riscv/cv-simd-maxu-sc-b-compile-1.c       |   24 +
 .../riscv/cv-simd-maxu-sc-h-compile-1.c       |   24 +
 .../riscv/cv-simd-min-b-compile-1.c           |   11 +
 .../riscv/cv-simd-min-h-compile-1.c           |   11 +
 .../riscv/cv-simd-min-sc-b-compile-1.c        |   30 +
 .../riscv/cv-simd-min-sc-h-compile-1.c        |   30 +
 .../riscv/cv-simd-minu-b-compile-1.c          |   11 +
 .../riscv/cv-simd-minu-h-compile-1.c          |   11 +
 .../riscv/cv-simd-minu-sc-b-compile-1.c       |   24 +
 .../riscv/cv-simd-minu-sc-h-compile-1.c       |   24 +
 .../riscv/cv-simd-neg-b-compile-1.c           |   11 +
 .../riscv/cv-simd-neg-h-compile-1.c           |   11 +
 .../gcc.target/riscv/cv-simd-or-b-compile-1.c |   11 +
 .../gcc.target/riscv/cv-simd-or-h-compile-1.c |   11 +
 .../riscv/cv-simd-or-sc-b-compile-1.c         |   30 +
 .../riscv/cv-simd-or-sc-h-compile-1.c         |   30 +
 .../gcc.target/riscv/cv-simd-pack-compile-1.c |   11 +
 .../riscv/cv-simd-pack-h-compile-1.c          |   11 +
 .../riscv/cv-simd-packhi-b-compile-1.c        |   11 +
 .../riscv/cv-simd-packlo-b-compile-1.c        |   11 +
 .../riscv/cv-simd-sdotsp-b-compile-1.c        |   11 +
 .../riscv/cv-simd-sdotsp-h-compile-1.c        |   11 +
 .../riscv/cv-simd-sdotsp-sc-b-compile-1.c     |   30 +
 .../riscv/cv-simd-sdotsp-sc-h-compile-1.c     |   30 +
 .../riscv/cv-simd-sdotup-b-compile-1.c        |   11 +
 .../riscv/cv-simd-sdotup-h-compile-1.c        |   11 +
 .../riscv/cv-simd-sdotup-sc-b-compile-1.c     |   24 +
 .../riscv/cv-simd-sdotup-sc-h-compile-1.c     |   24 +
 .../riscv/cv-simd-sdotusp-b-compile-1.c       |   11 +
 .../riscv/cv-simd-sdotusp-h-compile-1.c       |   11 +
 .../riscv/cv-simd-sdotusp-sc-b-compile-1.c    |   30 +
 .../riscv/cv-simd-sdotusp-sc-h-compile-1.c    |   30 +
 .../riscv/cv-simd-shuffle-sci-h-compile-1.c   |   11 +
 .../riscv/cv-simd-shuffle2-b-compile-1.c      |   11 +
 .../riscv/cv-simd-shuffle2-h-compile-1.c      |   11 +
 .../riscv/cv-simd-shufflei0-sci-b-compile-1.c |   19 +
 .../riscv/cv-simd-shufflei1-sci-b-compile-1.c |   19 +
 .../riscv/cv-simd-shufflei2-sci-b-compile-1.c |   19 +
 .../riscv/cv-simd-shufflei3-sci-b-compile-1.c |   19 +
 .../riscv/cv-simd-sll-b-compile-1.c           |   11 +
 .../riscv/cv-simd-sll-h-compile-1.c           |   11 +
 .../riscv/cv-simd-sll-sc-b-compile-1.c        |   24 +
 .../riscv/cv-simd-sll-sc-h-compile-1.c        |   24 +
 .../riscv/cv-simd-sra-b-compile-1.c           |   11 +
 .../riscv/cv-simd-sra-h-compile-1.c           |   11 +
 .../riscv/cv-simd-sra-sc-b-compile-1.c        |   24 +
 .../riscv/cv-simd-sra-sc-h-compile-1.c        |   24 +
 .../riscv/cv-simd-srl-b-compile-1.c           |   11 +
 .../riscv/cv-simd-srl-h-compile-1.c           |   11 +
 .../riscv/cv-simd-srl-sc-b-compile-1.c        |   24 +
 .../riscv/cv-simd-srl-sc-h-compile-1.c        |   24 +
 .../riscv/cv-simd-sub-b-compile-1.c           |   11 +
 .../riscv/cv-simd-sub-div2-compile-1.c        |   11 +
 .../riscv/cv-simd-sub-div4-compile-1.c        |   11 +
 .../riscv/cv-simd-sub-div8-compile-1.c        |   11 +
 .../riscv/cv-simd-sub-h-compile-1.c           |   11 +
 .../riscv/cv-simd-sub-sc-b-compile-1.c        |   30 +
 .../riscv/cv-simd-sub-sc-h-compile-1.c        |   30 +
 .../riscv/cv-simd-subrotmj-compile-1.c        |   11 +
 .../riscv/cv-simd-subrotmj-div2-compile-1.c   |   11 +
 .../riscv/cv-simd-subrotmj-div4-compile-1.c   |   11 +
 .../riscv/cv-simd-subrotmj-div8-compile-1.c   |   11 +
 .../riscv/cv-simd-xor-b-compile-1.c           |   11 +
 .../riscv/cv-simd-xor-h-compile-1.c           |   11 +
 .../riscv/cv-simd-xor-sc-b-compile-1.c        |   30 +
 .../riscv/cv-simd-xor-sc-h-compile-1.c        |   30 +
 gcc/testsuite/lib/target-supports.exp         |   13 +
 173 files changed, 7663 insertions(+)
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-abs-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-abs-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div2-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div4-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-div8-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-add-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-and-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avg-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-avgu-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpeq-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpge-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgeu-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgt-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpgtu-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmple-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpleu-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmplt-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpltu-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cmpne-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxconj-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div2-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div4-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-i-div8-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div2-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div4-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-cplxmul-r-div8-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotsp-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotup-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-dotusp-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extract-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extract-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extractu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-extractu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-insert-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-insert-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-march-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-max-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-maxu-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-min-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-minu-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-neg-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-neg-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-or-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-pack-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-pack-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-packhi-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-packlo-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotsp-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotup-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sdotusp-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle-sci-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle2-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shuffle2-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei0-sci-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei1-sci-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei2-sci-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-shufflei3-sci-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sll-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sra-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-srl-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div2-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div4-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-div8-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-sub-sc-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div2-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div4-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-subrotmj-div8-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-h-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-sc-b-compile-1.c
 create mode 100644 gcc/testsuite/gcc.target/riscv/cv-simd-xor-sc-h-compile-1.c

-- 
2.34.1