From: Richard Ball <richard.ball@arm.com>
To: "gcc-patches@gcc.gnu.org" <gcc-patches@gcc.gnu.org>,
Richard Earnshaw <richard.earnshaw@arm.com>,
Richard Sandiford <richard.sandiford@arm.com>,
Kyrylo Tkachov <kyrylo.tkachov@arm.com>,
Marcus Shawcroft <marcus.shawcroft@arm.com>
Subject: [Ping][PATCH v3] aarch64: SVE/NEON Bridging intrinsics
Date: Tue, 21 Nov 2023 15:17:55 +0000 [thread overview]
Message-ID: <350abcef-779f-4aff-9052-2351930326d3@arm.com> (raw)
In-Reply-To: <d536f00d-b9b8-7ece-23f9-b8aa5b7163c7@arm.com>
Gentle Ping for the patch below:
On 11/9/23 16:14, Richard Ball wrote:
> ACLE has added intrinsics to bridge between SVE and Neon.
>
> The NEON_SVE Bridge adds intrinsics that allow conversions between NEON and
> SVE vectors.
>
> This patch adds support to GCC for the following 3 intrinsics:
> svset_neonq, svget_neonq and svdup_neonq
>
> gcc/ChangeLog:
>
> * config.gcc: Adds new header to config.
> * config/aarch64/aarch64-builtins.cc (enum aarch64_type_qualifiers):
> Moved to header file.
> (ENTRY): Likewise.
> (enum aarch64_simd_type): Likewise.
> (struct aarch64_simd_type_info): Make extern.
> (GTY): Likewise.
> * config/aarch64/aarch64-c.cc (aarch64_pragma_aarch64):
> Defines pragma for arm_neon_sve_bridge.h.
> * config/aarch64/aarch64-protos.h: New function.
> * config/aarch64/aarch64-sve-builtins-base.h: New intrinsics.
> * config/aarch64/aarch64-sve-builtins-base.cc
> (class svget_neonq_impl): New intrinsic implementation.
> (class svset_neonq_impl): Likewise.
> (class svdup_neonq_impl): Likewise.
> (NEON_SVE_BRIDGE_FUNCTION): New intrinsics.
> * config/aarch64/aarch64-sve-builtins-functions.h
> (NEON_SVE_BRIDGE_FUNCTION): Defines macro for NEON_SVE_BRIDGE
> functions.
> * config/aarch64/aarch64-sve-builtins-shapes.h: New shapes.
> * config/aarch64/aarch64-sve-builtins-shapes.cc
> (parse_element_type): Add NEON element types.
> (parse_type): Likewise.
> (struct get_neonq_def): Defines function shape for get_neonq.
> (struct set_neonq_def): Defines function shape for set_neonq.
> (struct dup_neonq_def): Defines function shape for dup_neonq.
> * config/aarch64/aarch64-sve-builtins.cc (DEF_SVE_TYPE_SUFFIX):
> (DEF_SVE_NEON_TYPE_SUFFIX): Defines
> macro for NEON_SVE_BRIDGE type suffixes.
> (DEF_NEON_SVE_FUNCTION): Defines
> macro for NEON_SVE_BRIDGE functions.
> (function_resolver::infer_neon128_vector_type): Infers type suffix
> for overloaded functions.
> (init_neon_sve_builtins): Initialise neon_sve_bridge_builtins for LTO.
> (handle_arm_neon_sve_bridge_h): Handles #pragma arm_neon_sve_bridge.h.
> * config/aarch64/aarch64-sve-builtins.def
> (DEF_SVE_NEON_TYPE_SUFFIX): Macro for handling neon_sve type suffixes.
> (bf16): Replace entry with neon-sve entry.
> (f16): Likewise.
> (f32): Likewise.
> (f64): Likewise.
> (s8): Likewise.
> (s16): Likewise.
> (s32): Likewise.
> (s64): Likewise.
> (u8): Likewise.
> (u16): Likewise.
> (u32): Likewise.
> (u64): Likewise.
> * config/aarch64/aarch64-sve-builtins.h
> (GCC_AARCH64_SVE_BUILTINS_H): Include aarch64-builtins.h.
> (ENTRY): Add aarch64_simd_type definiton.
> (enum aarch64_simd_type): Add neon information to type_suffix_info.
> (struct type_suffix_info): New function.
> * config/aarch64/aarch64-sve.md
> (@aarch64_sve_get_neonq_<mode>): New intrinsic insn for big endian.
> (@aarch64_sve_set_neonq_<mode>): Likewise.
> (@aarch64_sve_dup_neonq_<mode>): Likewise.
> * config/aarch64/aarch64.cc
> (aarch64_init_builtins): Add call to init_neon_sve_builtins.
> (aarch64_output_sve_set_neonq): asm output for Big Endian set_neonq.
> * config/aarch64/iterators.md: Add UNSPEC_SET_NEONQ.
> * config/aarch64/aarch64-builtins.h: New file.
> * config/aarch64/aarch64-neon-sve-bridge-builtins.def: New file.
> * config/aarch64/arm_neon_sve_bridge.h: New file.
>
> gcc/testsuite/ChangeLog:
>
> * gcc.target/aarch64/sve/acle/asm/test_sve_acle.h: Add include
> arm_neon_sve_bridge header file
> * gcc.dg/torture/neon-sve-bridge.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_bf16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_f16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_f32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_f64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_s16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_s32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_s64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_s8.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_u16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_u32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_u64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/dup_neonq_u8.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_bf16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_f16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_f32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_f64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_s16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_s32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_s64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_s8.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_u16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_u32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_u64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/get_neonq_u8.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_bf16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_f16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_f32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_f64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_s16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_s32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_s64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_s8.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_u16.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_u32.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_u64.c: New test.
> * gcc.target/aarch64/sve/acle/asm/set_neonq_u8.c: New test.
> * gcc.target/aarch64/sve/acle/general-c/dup_neonq_1.c: New test.
> * gcc.target/aarch64/sve/acle/general-c/get_neonq_1.c: New test.
> * gcc.target/aarch64/sve/acle/general-c/set_neonq_1.c: New test.
next prev parent reply other threads:[~2023-11-21 15:18 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-11-09 16:14 [PATCH " Richard Ball
2023-11-21 15:17 ` Richard Ball [this message]
2023-11-22 14:52 ` Richard Sandiford
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=350abcef-779f-4aff-9052-2351930326d3@arm.com \
--to=richard.ball@arm.com \
--cc=gcc-patches@gcc.gnu.org \
--cc=kyrylo.tkachov@arm.com \
--cc=marcus.shawcroft@arm.com \
--cc=richard.earnshaw@arm.com \
--cc=richard.sandiford@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).