From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-eopbgr80080.outbound.protection.outlook.com [40.107.8.80]) by sourceware.org (Postfix) with ESMTPS id A71C43858C54 for ; Tue, 22 Nov 2022 10:00:46 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org A71C43858C54 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cqymDENmmQm4GCNhVUVN7SzCtGckLVboOqNd8uMzGb4=; b=hrwA5H+ZL8COCxJyN1oL2qXcKyzCiPXx9rJv0BOKT4Ad5YsY99En1ufKDPHRYTQ3WgH27SQ7PEovEP2uOXUaa5sZCp54h1IwnL8XVJSrTb3USMzhzAHQtUmvdwuMbGcUyeVdQIwdye0Pm1wsYUXZ6eJtfPY5Hvu6dMO0RgnehNo= Received: from DB3PR06CA0029.eurprd06.prod.outlook.com (2603:10a6:8:1::42) by AS2PR08MB9617.eurprd08.prod.outlook.com (2603:10a6:20b:60a::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 10:00:40 +0000 Received: from DBAEUR03FT039.eop-EUR03.prod.protection.outlook.com (2603:10a6:8:1:cafe::82) by DB3PR06CA0029.outlook.office365.com (2603:10a6:8:1::42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.15 via Frontend Transport; Tue, 22 Nov 2022 10:00:39 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT039.mail.protection.outlook.com (100.127.142.225) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Tue, 22 Nov 2022 10:00:39 +0000 Received: ("Tessian outbound aeae1c7b66fd:v130"); Tue, 22 Nov 2022 10:00:39 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 766b9a6daebb4845 X-CR-MTA-TID: 64aa7808 Received: from de701b8ba6ea.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id F6DBEA98-A8EA-4521-A1E1-E1628682737D.1; Tue, 22 Nov 2022 10:00:28 +0000 Received: from EUR05-AM6-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id de701b8ba6ea.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 22 Nov 2022 10:00:28 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=aHIZKYxlIYIaSHa8CbX2NxdtMxvNp0kaQrjG2p2KjvhMe2rImKmkVYi0KSEaUJA3BWDRa5EaGMzFP3eCkbMatbpHnm4vnTUcR3jblR+IfvE7e/MrvK/2Vs/Bg7pmSDkFZjBdXT/zbbG93T9en8ivSaQP/0gPOlHx5woy5JyA1NbqqLKrv4gBUKkbgXTJ9GsiPQ2tbr2ROWcRC3SiaaFhb8+6SfWBX55AoYP81Q6EWtKWKiQ5IfbdVSIfCDhEKNvG/3wh7H/zzt8qTQThHeIBixVpE+whnDjtRfTRU1mkynKa6tYELh1Dsa2+GoUTxIvn3nExnFP1FWTa4u8MRuUZfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cqymDENmmQm4GCNhVUVN7SzCtGckLVboOqNd8uMzGb4=; b=S2+vi5u26cr3y5cmSu8tHb8sUIPB6+0T4dUowt/Gb3NGB4MKGMi723Xbjo4e5YnSRglotLMpgHMhNYaYLvbjFlyaT/B6UCgVwG3zYO5yTULVJmeAwo3JWGuGg7dyotQfbOXPzlvv5YBIr+yM2Qua2tFoMX1zsrfCx1eLyY6KJOLwWWjzetYdxVOWCy/XuKZrLG/Yk9cmiFaSntQnbmTAWbLAjaGMtWpkzxo1IekmWPqPUz2BSZ0wRfb8g30i47ruhJyZrSXuoUZakvVoMRDZwnNQpjiVbz28TJjbW7DqkENEmibaWZGfTi1t3/zqpMxH0jSOdaSD69HB16haqxOIDQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cqymDENmmQm4GCNhVUVN7SzCtGckLVboOqNd8uMzGb4=; b=hrwA5H+ZL8COCxJyN1oL2qXcKyzCiPXx9rJv0BOKT4Ad5YsY99En1ufKDPHRYTQ3WgH27SQ7PEovEP2uOXUaa5sZCp54h1IwnL8XVJSrTb3USMzhzAHQtUmvdwuMbGcUyeVdQIwdye0Pm1wsYUXZ6eJtfPY5Hvu6dMO0RgnehNo= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from VI1PR08MB3390.eurprd08.prod.outlook.com (2603:10a6:803:7d::27) by AS2PR08MB9269.eurprd08.prod.outlook.com (2603:10a6:20b:59e::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 10:00:26 +0000 Received: from VI1PR08MB3390.eurprd08.prod.outlook.com ([fe80::980d:b4a6:d4a:bb55]) by VI1PR08MB3390.eurprd08.prod.outlook.com ([fe80::980d:b4a6:d4a:bb55%7]) with mapi id 15.20.5857.017; Tue, 22 Nov 2022 10:00:25 +0000 Message-ID: <37d38564-70d2-a64f-f5d7-f9800c7419bc@arm.com> Date: Tue, 22 Nov 2022 11:00:25 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.4.2 Subject: Re: [PATCH 16/35] arm: Add integer vector overloading of vsubq_x instrinsic To: gcc-patches@gcc.gnu.org, Stam Markianos-Wright Cc: kyrylo.tkachov@arm.com, Richard.Earnshaw@arm.com, Andrea Corallo References: <20221117163809.1009526-1-andrea.corallo@arm.com> <20221117163809.1009526-17-andrea.corallo@arm.com> Content-Language: en-US From: Christophe Lyon In-Reply-To: <20221117163809.1009526-17-andrea.corallo@arm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit X-ClientProxiedBy: LO4P265CA0261.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:37c::14) To VI1PR08MB3390.eurprd08.prod.outlook.com (2603:10a6:803:7d::27) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: VI1PR08MB3390:EE_|AS2PR08MB9269:EE_|DBAEUR03FT039:EE_|AS2PR08MB9617:EE_ X-MS-Office365-Filtering-Correlation-Id: 477f712c-7490-4103-6b11-08dacc70691d x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: ooOfsDfz+5P6qD/rucNoIN3TxIvkDXLJEmD5S2sx3cvoaKngMoDHPtJEfh00eUIsUSOyb4vr+7GwqyeVTA7MbiHNpRmRXDg1onHYpzEw15PhaYzEW49JV7mMaF8BuEdBvKe6ecCOnLk8EKO9DpCW6XtlobNvzWTnjIARINWn5rXNKE8XWaqjOX5dbPiL1UikfHbIatbhc3/wRQgtlk+Qqh3OlfKaoXl8AondJrAN1mByH1N/bw7W3GD283bKuBDmRvOYQPT6lrs7TDqMN6eUSn6CXvJg5gPnzk26PpLuocUv8DVYo0FEgVf8+SMD68nX+Rb2YDQfhIo740eBs/RuCU049N9FeNhQM3kwYUToQDp+sAv59aCFC2Q4yJpzr/TWGXabJ+HjxUOpOR0jHGVbwfO+sptc6HHP0H2jvkXkqpEhtCGp1k1MkDEwh63CadfOOXySElzG4p7+JjoYHvm56wv9mO3ZmTgVWyvZyHBLdSpJ8jNsxKaTePgYTR26BC0QSKs2K5vH4c9dt+kmbJXuSzr0Oi9/UZFuFNzLoF40GydRGv5r8e9H+V8O7SjJDYEoAP+t+psMYTD/++SEX4gnc0kK8qQL+9A6fz59hHZaUeyy67XG5tfK95xYA7hRA+5sWa014Ra35jQRs/1XRo9L1b9KuSeehMWd84IyqN/exg5B/L9wAaFKZWOFE2sYDAwdTtEP6jjC65suixw2HK0Sm1rZo+smxh/N5XKqi+/iB38= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:VI1PR08MB3390.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(396003)(376002)(136003)(366004)(39860400002)(346002)(451199015)(31686004)(186003)(6506007)(53546011)(86362001)(31696002)(316002)(6486002)(6636002)(37006003)(36756003)(38100700002)(2616005)(83380400001)(6512007)(26005)(5660300002)(8936002)(6862004)(478600001)(4326008)(41300700001)(2906002)(66476007)(66946007)(44832011)(66556008)(8676002)(45980500001)(43740500002);DIR:OUT;SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB9269 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT039.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: ef90e940-b722-433e-3443-08dacc7060ab X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: GkoHvc+Wki+p3DcZxgrjBcMPyVWoTiVKI1BqKnlvzaP4EcRfp5EIcXDQKerCqDCZyW/H/aVKXwlfAzLyErrMQYjvOz6vx2kB7HPKZQiyl+QrexVaUDhdUKWMV5971fLqy+3J04/aFV+z+tnjBiYE1BOuctXnNObdhVd8ykDwLKBQ2dAwUC2AifHsM69h23Csh2U5rkxG+b+ArnXgL/KyVAnwC+UzGJiJkDP1i54EVElpwyqDfz/t+VXvnOhfH2ziMSmXjuDdEqDMkmue8PZTRbQRop1AYEVCZ5RVhdLxz6VmQyMw3ZBAv43zrhTQzZQP7qcZ9duiELSEf+nkp+AyW1EvjChCBAOsTWLoTNfixHMImJp13YfeKSf0UQVcHVTpRxP1rMCMzHnI0r/Zwx3Kex1Jp01ZRk4CnrPi0gB7GsgtQbqeb06K+jGjoVcy33KhgiFQA0FEYA5w1q+FkSRFBl7bSEezLdHd/E64jfWwQ8VHy7CmjVGwiYOwrP3xC2N6Ksha9I7lXOnjQPsa1zP1CizGk6g/IXzCp+OT0ATrMrW/f/qwRETAvm5aE+mn+VinpymL3tG9KFJlw81jQ+/fkAj2FCcj4bLN+d+LULyx/ibuFNo0jXvFQY8Ysi4H+ynoEzgGYLUhou1VGQw0GlSA8oe4l/c4J8lH84m1cnkqtCRucmzFzOEF36jdsQVb9dyqqjEXJBTCgUcx9LQ7utwJf02CY1Ui7Sj9qiIQo82mgW8= X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(136003)(376002)(396003)(346002)(451199015)(46966006)(36840700001)(40470700004)(40460700003)(5660300002)(44832011)(8936002)(41300700001)(6862004)(82310400005)(6506007)(6512007)(83380400001)(6486002)(53546011)(478600001)(37006003)(186003)(336012)(47076005)(70206006)(8676002)(70586007)(36756003)(2616005)(6636002)(4326008)(86362001)(31696002)(26005)(316002)(2906002)(40480700001)(356005)(31686004)(81166007)(82740400003)(36860700001)(43740500002);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Nov 2022 10:00:39.8285 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 477f712c-7490-4103-6b11-08dacc70691d X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT039.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB9617 X-Spam-Status: No, score=-12.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,NICE_REPLY_A,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: On 11/17/22 17:37, Andrea Corallo via Gcc-patches wrote: > From: Stam Markianos-Wright > > In the past we had only defined the vsubq_x generic overload of the > vsubq_x_* intrinsics for float vector types. This would cause them > to fall back to the `__ARM_undef` failure state if they was called > through the generic version. > This patch simply adds these overloads. > > gcc/ChangeLog: > > * config/arm/arm_mve.h (__arm_vsubq_x FP): New overloads. > (__arm_vsubq_x Integer): New. Hi Stam, To hopefully help Kyrill in the review, I think this fix is tested by patch #19, where we now have +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ (this line explains why this bug was not noticed so far) Thanks, Christophe > --- > gcc/config/arm/arm_mve.h | 28 ++++++++++++++++++++++++++++ > 1 file changed, 28 insertions(+) > > diff --git a/gcc/config/arm/arm_mve.h b/gcc/config/arm/arm_mve.h > index f6b42dc3fab..09167ec118e 100644 > --- a/gcc/config/arm/arm_mve.h > +++ b/gcc/config/arm/arm_mve.h > @@ -38259,6 +38259,18 @@ extern void *__ARM_undef; > #define __arm_vsubq_x(p1,p2,p3) ({ __typeof(p1) __p1 = (p1); \ > __typeof(p2) __p2 = (p2); \ > _Generic( (int (*)[__ARM_mve_typeid(__p1)][__ARM_mve_typeid(__p2)])0, \ > + int (*)[__ARM_mve_type_int8x16_t][__ARM_mve_type_int8x16_t]: __arm_vsubq_x_s8 (__ARM_mve_coerce(__p1, int8x16_t), __ARM_mve_coerce(__p2, int8x16_t), p3), \ > + int (*)[__ARM_mve_type_int16x8_t][__ARM_mve_type_int16x8_t]: __arm_vsubq_x_s16 (__ARM_mve_coerce(__p1, int16x8_t), __ARM_mve_coerce(__p2, int16x8_t), p3), \ > + int (*)[__ARM_mve_type_int32x4_t][__ARM_mve_type_int32x4_t]: __arm_vsubq_x_s32 (__ARM_mve_coerce(__p1, int32x4_t), __ARM_mve_coerce(__p2, int32x4_t), p3), \ > + int (*)[__ARM_mve_type_int8x16_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_s8 (__ARM_mve_coerce(__p1, int8x16_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_int16x8_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_s16 (__ARM_mve_coerce(__p1, int16x8_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_int32x4_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_s32 (__ARM_mve_coerce(__p1, int32x4_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_uint8x16_t][__ARM_mve_type_uint8x16_t]: __arm_vsubq_x_u8 (__ARM_mve_coerce(__p1, uint8x16_t), __ARM_mve_coerce(__p2, uint8x16_t), p3), \ > + int (*)[__ARM_mve_type_uint16x8_t][__ARM_mve_type_uint16x8_t]: __arm_vsubq_x_u16 (__ARM_mve_coerce(__p1, uint16x8_t), __ARM_mve_coerce(__p2, uint16x8_t), p3), \ > + int (*)[__ARM_mve_type_uint32x4_t][__ARM_mve_type_uint32x4_t]: __arm_vsubq_x_u32 (__ARM_mve_coerce(__p1, uint32x4_t), __ARM_mve_coerce(__p2, uint32x4_t), p3), \ > + int (*)[__ARM_mve_type_uint8x16_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_u8 (__ARM_mve_coerce(__p1, uint8x16_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_uint16x8_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_u16 (__ARM_mve_coerce(__p1, uint16x8_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_uint32x4_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_u32 (__ARM_mve_coerce(__p1, uint32x4_t), __ARM_mve_coerce3(p2, int), p3), \ > int (*)[__ARM_mve_type_float16x8_t][__ARM_mve_type_float16x8_t]: __arm_vsubq_x_f16 (__ARM_mve_coerce(__p1, float16x8_t), __ARM_mve_coerce(__p2, float16x8_t), p3), \ > int (*)[__ARM_mve_type_float32x4_t][__ARM_mve_type_float32x4_t]: __arm_vsubq_x_f32 (__ARM_mve_coerce(__p1, float32x4_t), __ARM_mve_coerce(__p2, float32x4_t), p3), \ > int (*)[__ARM_mve_type_float16x8_t][__ARM_mve_type_fp_n]: __arm_vsubq_x_n_f16 (__ARM_mve_coerce(__p1, float16x8_t), __ARM_mve_coerce2(p2, double), p3), \ > @@ -40223,6 +40235,22 @@ extern void *__ARM_undef; > int (*)[__ARM_mve_type_uint16_t_ptr]: __arm_vld4q_u16 (__ARM_mve_coerce1(p0, uint16_t *)), \ > int (*)[__ARM_mve_type_uint32_t_ptr]: __arm_vld4q_u32 (__ARM_mve_coerce1(p0, uint32_t *)))) > > +#define __arm_vsubq_x(p1,p2,p3) ({ __typeof(p1) __p1 = (p1); \ > + __typeof(p2) __p2 = (p2); \ > + _Generic( (int (*)[__ARM_mve_typeid(__p1)][__ARM_mve_typeid(__p2)])0, \ > + int (*)[__ARM_mve_type_int8x16_t][__ARM_mve_type_int8x16_t]: __arm_vsubq_x_s8 (__ARM_mve_coerce(__p1, int8x16_t), __ARM_mve_coerce(__p2, int8x16_t), p3), \ > + int (*)[__ARM_mve_type_int16x8_t][__ARM_mve_type_int16x8_t]: __arm_vsubq_x_s16 (__ARM_mve_coerce(__p1, int16x8_t), __ARM_mve_coerce(__p2, int16x8_t), p3), \ > + int (*)[__ARM_mve_type_int32x4_t][__ARM_mve_type_int32x4_t]: __arm_vsubq_x_s32 (__ARM_mve_coerce(__p1, int32x4_t), __ARM_mve_coerce(__p2, int32x4_t), p3), \ > + int (*)[__ARM_mve_type_int8x16_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_s8 (__ARM_mve_coerce(__p1, int8x16_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_int16x8_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_s16 (__ARM_mve_coerce(__p1, int16x8_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_int32x4_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_s32 (__ARM_mve_coerce(__p1, int32x4_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_uint8x16_t][__ARM_mve_type_uint8x16_t]: __arm_vsubq_x_u8 (__ARM_mve_coerce(__p1, uint8x16_t), __ARM_mve_coerce(__p2, uint8x16_t), p3), \ > + int (*)[__ARM_mve_type_uint16x8_t][__ARM_mve_type_uint16x8_t]: __arm_vsubq_x_u16 (__ARM_mve_coerce(__p1, uint16x8_t), __ARM_mve_coerce(__p2, uint16x8_t), p3), \ > + int (*)[__ARM_mve_type_uint32x4_t][__ARM_mve_type_uint32x4_t]: __arm_vsubq_x_u32 (__ARM_mve_coerce(__p1, uint32x4_t), __ARM_mve_coerce(__p2, uint32x4_t), p3), \ > + int (*)[__ARM_mve_type_uint8x16_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_u8 (__ARM_mve_coerce(__p1, uint8x16_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_uint16x8_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_u16 (__ARM_mve_coerce(__p1, uint16x8_t), __ARM_mve_coerce3(p2, int), p3), \ > + int (*)[__ARM_mve_type_uint32x4_t][__ARM_mve_type_int_n]: __arm_vsubq_x_n_u32 (__ARM_mve_coerce(__p1, uint32x4_t), __ARM_mve_coerce3(p2, int), p3));}) > + > #define __arm_vgetq_lane(p0,p1) ({ __typeof(p0) __p0 = (p0); \ > _Generic( (int (*)[__ARM_mve_typeid(__p0)])0, \ > int (*)[__ARM_mve_type_int8x16_t]: __arm_vgetq_lane_s8 (__ARM_mve_coerce(__p0, int8x16_t), p1), \