From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-265602-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 2164 invoked by alias); 17 Jun 2010 21:41:40 -0000
Received: (qmail 2155 invoked by uid 22791); 17 Jun 2010 21:41:40 -0000
X-SWARE-Spam-Status: No, hits=-1.8 required=5.0	tests=AWL,BAYES_00,TW_DQ,T_RP_MATCHES_RCVD
X-Spam-Check-By: sourceware.org
Received: from mail.codesourcery.com (HELO mail.codesourcery.com) (38.113.113.100)    by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Thu, 17 Jun 2010 21:41:36 +0000
Received: (qmail 28146 invoked from network); 17 Jun 2010 21:41:34 -0000
Received: from unknown (HELO ?84.152.223.92?) (bernds@127.0.0.2)  by mail.codesourcery.com with ESMTPA; 17 Jun 2010 21:41:34 -0000
Message-ID: <4C1A968A.6000703@codesourcery.com>
Date: Fri, 18 Jun 2010 00:37:00 -0000
From: Bernd Schmidt <bernds@codesourcery.com>
User-Agent: Mozilla/5.0 (X11; U; Linux i686; en-US; rv:1.9.1.9) Gecko/20100425 Thunderbird/3.0.4
MIME-Version: 1.0
To: GCC Patches <gcc-patches@gcc.gnu.org>
Subject: Ping: ARM patch (PR42172): Rework the {sign,zero}-extend patterns
References: <4C0EC579.5010603@codesourcery.com>
In-Reply-To: <4C0EC579.5010603@codesourcery.com>
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
X-SW-Source: 2010-06/txt/msg01825.txt.bz2

Ping.


Bernd

http://gcc.gnu.org/ml/gcc-patches/2010-06/msg00832.html

	* config/arm/arm.c (thumb1_rtx_costs): Improve support for SIGN_EXTEND
	and ZERO_EXTEND.
	(arm_rtx_costs_1): Likewise.
	(arm_size_rtx_costs): Use arm_rtx_costs_1 for these codes.
	* config/arm/arm.md (is_arch6): New attribute.
	(zero_extendhisi2, zero_extendqisi2, extendhisi2,
	extendqisi2): Tighten the code somewhat, avoiding invalid
	RTL to occur in the expander patterns.
	(thumb1_zero_extendhisi2): Merge with thumb1_zero_extendhisi2_v6.
	(thumb1_zero_extendhisi2_v6): Delete.
	(thumb1_extendhisi2): Merge with thumb1_extendhisi2_v6.
	(thumb1_extendhisi2_v6): Delete.
	(thumb1_extendqisi2): Merge with thumb1_extendhisi2_v6.
	(thumb1_extendqisi2_v6): Delete.
	(zero_extendhisi2 for register input splitter): New.
	(zero_extendqisi2 for register input splitter): New.
	(thumb1_extendhisi2 for register input splitter): New.
	(extendhisi2 for register input splitter): New.
	(extendqisi2 for register input splitter): New.
	(TARGET_THUMB1 extendqisi2 for memory input splitter): New.
	(arm_zero_extendhisi2): Allow nonimmediate_operand for operand 1,
	and add support for a register alternative requiring a split.
	(thumb1_zero_extendqisi2): Likewise.
	(arm_zero_extendqisi2): Likewise.
	(arm_extendhisi2): Likewise.
	(arm_extendqisi2): Likewise.

	* gcc.target/arm/pr42172-1.c: New test.