From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 25190 invoked by alias); 6 Apr 2011 17:16:35 -0000 Received: (qmail 25176 invoked by uid 22791); 6 Apr 2011 17:16:34 -0000 X-SWARE-Spam-Status: No, hits=-6.5 required=5.0 tests=AWL,BAYES_00,RCVD_IN_DNSWL_HI,SPF_HELO_PASS,T_RP_MATCHES_RCVD X-Spam-Check-By: sourceware.org Received: from mx1.redhat.com (HELO mx1.redhat.com) (209.132.183.28) by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Wed, 06 Apr 2011 17:16:28 +0000 Received: from int-mx02.intmail.prod.int.phx2.redhat.com (int-mx02.intmail.prod.int.phx2.redhat.com [10.5.11.12]) by mx1.redhat.com (8.14.4/8.14.4) with ESMTP id p36HGRqt016628 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-SHA bits=256 verify=OK); Wed, 6 Apr 2011 13:16:27 -0400 Received: from austin.quesejoda.com (vpn-232-211.phx2.redhat.com [10.3.232.211]) by int-mx02.intmail.prod.int.phx2.redhat.com (8.13.8/8.13.8) with ESMTP id p36HGQcT018048; Wed, 6 Apr 2011 13:16:27 -0400 Message-ID: <4D9C9FEA.4000609@redhat.com> Date: Wed, 06 Apr 2011 17:16:00 -0000 From: Aldy Hernandez User-Agent: Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv:1.9.2.15) Gecko/20110307 Fedora/3.1.9-0.39.b3pre.fc14 Lightning/1.0b3pre Thunderbird/3.1.9 MIME-Version: 1.0 To: Michael Matz CC: Richard Guenther , Richard Henderson , Jeff Law , gcc-patches , Jakub Jelinek Subject: Re: [cxx-mem-model] bitfield tests References: <4D92103E.90100@redhat.com> <4D933A2E.9030105@redhat.com> <4D949416.5000307@redhat.com> <4D95FC41.5060003@redhat.com> <4D99C086.2000304@redhat.com> In-Reply-To: Content-Type: text/plain; charset=ISO-8859-1; format=flowed Content-Transfer-Encoding: 7bit Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org X-SW-Source: 2011-04/txt/msg00492.txt.bz2 On 04/06/11 10:29, Michael Matz wrote: > Hi, > > On Mon, 4 Apr 2011, Aldy Hernandez wrote: > >> >>>> (5) Do we agree that all such cpus use a byte-granular modification mask? >> >>> Now, as of (0) I might agree to disregard the original Alpha, but as the >>> embedded world moves to SMP I'm not sure we can disregard >>> non-cache coherent NUMA setups or even CPUs without a byte store. >> >> As per 5, it doesn't matter if the CPU lacks a byte store, since the >> cache has a byte-granular modification mask. > > If it doesn't have byte stores there's no need for byte-granular > modification masks :) I was talking about a CPU with a byte store that is implemented in the microcode with a wider operation and logical operations that may touch adjacent fields. If adjacent bytes were touched, the cache would be updated accordingly, hence the byte-granular modification mask. That's my understanding anyhow.