From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from out30-43.freemail.mail.aliyun.com (out30-43.freemail.mail.aliyun.com [115.124.30.43]) by sourceware.org (Postfix) with ESMTPS id 900DE3858D3C for ; Fri, 9 Jul 2021 01:31:01 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 900DE3858D3C X-Alimail-AntiSpam: AC=PASS; BC=-1|-1; BR=01201311R231e4; CH=green; DM=||false|; DS=||; FP=0|-1|-1|-1|0|-1|-1|-1; HT=alimailimapcm10staff010182156082; MF=rjiejie@linux.alibaba.com; NM=1; PH=DS; RN=3; SR=0; TI=SMTPD_---0Uf9vJhx_1625794257; Received: from 30.225.212.68(mailfrom:rjiejie@linux.alibaba.com fp:SMTPD_---0Uf9vJhx_1625794257) by smtp.aliyun-inc.com(127.0.0.1); Fri, 09 Jul 2021 09:30:57 +0800 Date: Fri, 9 Jul 2021 09:30:50 +0800 From: ALO To: gcc-patches@gcc.gnu.org, Jim Wilson , Kito Cheng Message-ID: <5076495b-8df0-4479-aba1-7a4cdb336e53@Spark> In-Reply-To: <20210629081107.28391-1-rjiejie@linux.alibaba.com> References: <20210629081107.28391-1-rjiejie@linux.alibaba.com> Subject: Re: [PATCH 0/2] RISC-V: Add ldr/str instruction for T-HEAD. X-Readdle-Message-ID: 5076495b-8df0-4479-aba1-7a4cdb336e53@Spark MIME-Version: 1.0 X-Spam-Status: No, score=-11.4 required=5.0 tests=BAYES_00, BODY_8BITS, ENV_AND_HDR_SPF_MATCH, HTML_MESSAGE, KAM_DMARC_STATUS, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, UNPARSEABLE_RELAY, USER_IN_DEF_SPF_WL autolearn=ham autolearn_force=no version=3.4.4 X-Spam-Checker-Version: SpamAssassin 3.4.4 (2020-01-24) on server2.sourceware.org Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Content-Disposition: inline X-Content-Filtered-By: Mailman/MimeDel 2.1.29 X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 09 Jul 2021 01:31:05 -0000 Hi, Ping. =E2=80=94 Jojo =E5=9C=A8 2021=E5=B9=B46=E6=9C=8829=E6=97=A5 +0800 PM4:11=EF=BC=8CJojo R = =EF=BC=8C=E5=86=99=E9=81=93=EF=BC=9A > T-HEAD extends some customized ISAs for Cores. > The patches support ldr/str insns, it likes arm's LDR insn, the > memory model is a base register indexed by (optionally scaled) register= .