From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-344481-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 14724 invoked by alias); 2 Jul 2013 07:50:53 -0000
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
Received: (qmail 14711 invoked by uid 89); 2 Jul 2013 07:50:52 -0000
X-Spam-SWARE-Status: No, score=-3.8 required=5.0 tests=AWL,BAYES_00,FREEMAIL_FROM,KHOP_THREADED,RCVD_IN_DNSWL_LOW,RCVD_IN_HOSTKARMA_YE,SPF_PASS autolearn=ham version=3.3.1
Received: from mail-pb0-f42.google.com (HELO mail-pb0-f42.google.com) (209.85.160.42)    by sourceware.org (qpsmtpd/0.84/v0.84-167-ge50287c) with ESMTP; Tue, 02 Jul 2013 07:50:51 +0000
Received: by mail-pb0-f42.google.com with SMTP id un1so5848570pbc.15        for <gcc-patches@gcc.gnu.org>; Tue, 02 Jul 2013 00:50:49 -0700 (PDT)
X-Received: by 10.68.95.66 with SMTP id di2mr27310442pbb.180.1372751449782;        Tue, 02 Jul 2013 00:50:49 -0700 (PDT)
Received: from [192.198.151.43] ([192.198.151.43])        by mx.google.com with ESMTPSA id eq5sm26218748pbc.15.2013.07.02.00.50.45        for <multiple recipients>        (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128);        Tue, 02 Jul 2013 00:50:48 -0700 (PDT)
Message-ID: <51D28652.2070406@gmail.com>
Date: Tue, 02 Jul 2013 07:50:00 -0000
From: Kirill Yukhin <kirill.yukhin@gmail.com>
User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:17.0) Gecko/20130620 Thunderbird/17.0.7
MIME-Version: 1.0
To: Chung-Ju Wu <jasonwucj@gmail.com>
CC: Gerald Pfeifer <gerald@pfeifer.com>,  Sriraman Tallam <tmsriram@google.com>, gcc-patches List <gcc-patches@gcc.gnu.org>
Subject: Re: [Patch wwwdocs] gcc-4.9 changes: mention support of the Intel Silvermont microarchitecture
References: <CAKdSQZ=94mh7WZmKj4+k5v=HrvCz2X=uJvzbqZCHDN5wurVB7w@mail.gmail.com> <alpine.LNX.2.00.1306240208320.2896@trevally.site> <CAGs3RftAK-HEKBFNa8JWyBsGJZ0=J4qLvt-tDJfn_cVYd5ZPRA@mail.gmail.com> <CADj25HMK3Ce8xVEuqLKq+PEA2MHw9_ebyw=FvVDsoXbhbeGFtA@mail.gmail.com>
In-Reply-To: <CADj25HMK3Ce8xVEuqLKq+PEA2MHw9_ebyw=FvVDsoXbhbeGFtA@mail.gmail.com>
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: 7bit
X-SW-Source: 2013-07/txt/msg00051.txt.bz2

On 7/2/2013 11:31 AM, Chung-Ju Wu wrote:
> I think that would be better to merge the content into single
> 'IA-32/x86-64' subsection. But I have no idea about the order of those
> two items. Perhaps you or Sriraman can make the decision for the
> change? :-)
Hi, thanks for pointing!
I think order of bullets doesn't matter too much. Fixed as obvious.

Thanks, K