From: Joern Wolfgang Rennecke <gnu@amylaar.uk>
To: Andrew Burgess <andrew.burgess@embecosm.com>, gcc-patches@gcc.gnu.org
Cc: noamca@mellanox.com, Claudiu.Zissulescu@synopsys.com
Subject: Re: [PATCHv2 5/7] gcc/arc: Add nps400 bitops support
Date: Thu, 28 Apr 2016 18:50:00 -0000 [thread overview]
Message-ID: <57225B63.8070802@amylaar.uk> (raw)
In-Reply-To: <0a3b33f107ff2e178bac719c5ed2939bd887abfd.1461238348.git.andrew.burgess@embecosm.com>
On 21/04/16 12:39, Andrew Burgess wrote:
> Add support for nps400 bit operation instructions. There's a new flag
> -mbitops that turns this feature on. There are new instructions, some
> changes to existing instructions, a new register class to support the
> new instructions, and some new expand and peephole optimisations.
>
> gcc/ChangeLog:
>
> * config/arc/arc.c (arc_conditional_register_usage): Take
> TARGET_RRQ_CLASS into account.
> (arc_print_operand): Support printing 'p' and 's' operands.
> * config/arc/arc.h (TARGET_NPS_BITOPS_DEFAULT): Provide default
> as 0.
> (TARGET_RRQ_CLASS): Define.
> (IS_POWEROF2_OR_0_P): Define.
> * config/arc/arc.md (*movsi_insn): Add w/Clo, w/Chi, and w/Cbi
> alternatives.
> (*tst_movb): New define_insn.
> (*tst): Avoid recognition if it could prevent '*tst_movb'
> combination; replace c/CnL with c/Chs alternative.
> (*tst_bitfield_tst): New define_insn.
> (*tst_bitfield_asr): New define_insn.
> (*tst_bitfield): New define_insn.
> (andsi3_i): Add Rrq variant.
> (extzv): New define_expand.
> (insv): New define_expand.
> (*insv_i): New define_insn.
> (*movb): New define_insn.
> (*movb_signed): New define_insn.
> (*movb_high): New define_insn.
> (*movb_high_signed): New define_insn.
> (*movb_high_signed + 1): New define_split pattern.
> (*mrgb): New define_insn.
> (*mrgb + 1): New define_peephole2 pattern.
> (*mrgb + 2): New define_peephole2 pattern.
> * config/arc/arc.opt (mbitops): New option for nps400, uses
> TARGET_NPS_BITOPS_DEFAULT.
> * config/arc/constraints.md (q): Make register class conditional.
> (Rrq): New register constraint.
> (Chs): New constraint.
> (Clo): New constraint.
> (Chi): New constraint.
> (Cbf): New constraint.
> (Cbn): New constraint.
> (C18): New constraint.
> (Cbi): New constraint.
>
> gcc/testsuite/ChangeLog:
>
> * gcc.target/arc/extzv-1.c: New file.
> * gcc.target/arc/insv-1.c: New file.
> * gcc.target/arc/insv-2.c: New file.
> * gcc.target/arc/movb-1.c: New file.
> * gcc.target/arc/movb-2.c: New file.
> * gcc.target/arc/movb-3.c: New file.
> * gcc.target/arc/movb-4.c: New file.
> * gcc.target/arc/movb-5.c: New file.
> * gcc.target/arc/movb_cl-1.c: New file.
> * gcc.target/arc/movb_cl-2.c: New file.
> * gcc.target/arc/movbi_cl-1.c: New file.
> * gcc.target/arc/movl-1.c: New file.
>
Thanks. I have applied this patch.
next prev parent reply other threads:[~2016-04-28 18:50 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-03-04 13:25 [PATCH 00/10] ARC: Add support for NPS400 variant Andrew Burgess
2016-03-04 13:25 ` [PATCH 01/10] gcc: Add support for mellanox nps400 arc variant Andrew Burgess
2016-03-04 13:26 ` [PATCH 09/10] gcc/arc: Add an nps400 specific testcase Andrew Burgess
2016-03-04 13:26 ` [PATCH 04/10] gcc/arc: Replace rI constraint with r & Cm2 for ld and update insns Andrew Burgess
2016-03-04 13:26 ` [PATCH 05/10] gcc/arc: convert some constraints to define_constraint Andrew Burgess
2016-03-04 13:26 ` [PATCH 06/10] gcc/arc: Add support for nps400 cmem xld/xst instructions Andrew Burgess
2016-03-04 13:26 ` [PATCH 03/10] gcc/arc: generate jump tables in code section for nps400 Andrew Burgess
2016-03-04 13:26 ` [PATCH 08/10] gcc/arc: Mask integer 'L' operands to 32-bit Andrew Burgess
2016-03-04 13:26 ` [PATCH 02/10] gcc/arc: Add -munaligned-access option for nps400 Andrew Burgess
2016-03-04 13:26 ` [PATCH 10/10] gcc/arc: Add __NPS400__ define for nps400 targets Andrew Burgess
2016-03-04 13:26 ` [PATCH 07/10] gcc/arc: Add nps400 bitops support Andrew Burgess
2016-04-21 11:39 ` [PATCHv2 3/7] gcc/arc: convert some constraints to define_constraint Andrew Burgess
2016-04-28 17:16 ` Joern Wolfgang Rennecke
2016-04-21 11:39 ` [PATCHv2 2/7] gcc/arc: Replace rI constraint with r & Cm2 for ld and update insns Andrew Burgess
2016-04-28 17:07 ` Joern Wolfgang Rennecke
2016-04-29 11:59 ` Andrew Burgess
2016-04-29 12:09 ` Joern Wolfgang Rennecke
2016-04-21 11:39 ` [PATCHv2 0/7] ARC: Add support for nps400 variant Andrew Burgess
2016-04-28 15:31 ` Joern Wolfgang Rennecke
2016-04-28 16:55 ` Joern Wolfgang Rennecke
2016-04-29 9:04 ` Claudiu Zissulescu
2016-04-29 10:22 ` Andrew Burgess
2016-04-29 22:17 ` Andrew Burgess
2016-05-02 9:02 ` Claudiu Zissulescu
2016-05-03 10:56 ` Andrew Burgess
2016-05-12 11:30 ` Claudiu Zissulescu
2016-06-14 18:46 ` Joern Wolfgang Rennecke
2016-06-14 23:38 ` [PATCH 0/2] Arc fixes and genrecog warning fix Andrew Burgess
2016-06-14 23:38 ` [PATCH 1/2] gcc/arc: New peephole2 and little endian arc test fixes Andrew Burgess
2016-06-14 23:38 ` [PATCH 2/2] gcc/genrecog: Don't warn for missing mode on special predicates Andrew Burgess
2016-06-15 18:08 ` Richard Sandiford
2016-06-30 13:38 ` Andrew Burgess
2016-07-04 8:47 ` Richard Sandiford
2016-07-06 19:43 ` Andrew Burgess
2016-07-13 22:19 ` Jeff Law
2016-11-16 11:44 ` [PATCHv2 0/7] ARC: Add support for nps400 variant Claudiu Zissulescu
2016-04-21 11:40 ` [PATCHv2 7/7] gcc/arc: Add an nps400 specific testcase Andrew Burgess
2016-04-28 19:14 ` Joern Wolfgang Rennecke
2016-04-21 11:40 ` [PATCHv2 5/7] gcc/arc: Add nps400 bitops support Andrew Burgess
2016-04-28 18:50 ` Joern Wolfgang Rennecke [this message]
2016-04-21 11:40 ` [PATCHv2 6/7] gcc/arc: Mask integer 'L' operands to 32-bit Andrew Burgess
2016-04-28 19:09 ` Joern Wolfgang Rennecke
2016-04-21 11:40 ` [PATCHv2 1/7] gcc/arc: Add support for nps400 cpu type Andrew Burgess
2016-04-28 17:07 ` Joern Wolfgang Rennecke
2016-04-21 11:40 ` [PATCHv2 4/7] gcc/arc: Add support for nps400 cmem xld/xst instructions Andrew Burgess
2016-04-28 18:23 ` Joern Wolfgang Rennecke
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=57225B63.8070802@amylaar.uk \
--to=gnu@amylaar.uk \
--cc=Claudiu.Zissulescu@synopsys.com \
--cc=andrew.burgess@embecosm.com \
--cc=gcc-patches@gcc.gnu.org \
--cc=noamca@mellanox.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).