From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 57997 invoked by alias); 2 Jun 2017 10:39:24 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Received: (qmail 57945 invoked by uid 89); 2 Jun 2017 10:39:23 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=-0.9 required=5.0 tests=BAYES_00,KAM_LAZY_DOMAIN_SECURITY,RP_MATCHES_RCVD autolearn=no version=3.3.2 spammy= X-HELO: foss.arm.com Received: from foss.arm.com (HELO foss.arm.com) (217.140.101.70) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Fri, 02 Jun 2017 10:39:21 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 84AC62B; Fri, 2 Jun 2017 03:39:24 -0700 (PDT) Received: from [10.2.207.77] (e100706-lin.cambridge.arm.com [10.2.207.77]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id B7A3E3F58B; Fri, 2 Jun 2017 03:39:23 -0700 (PDT) Message-ID: <5931405A.7080408@foss.arm.com> Date: Fri, 02 Jun 2017 10:39:00 -0000 From: Kyrill Tkachov User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.2.0 MIME-Version: 1.0 To: GCC Patches CC: Marcus Shawcroft , Richard Earnshaw , James Greenhalgh Subject: Re: [PATCH][AArch64] Add HF vector modes to lane-to-lane INS pattern References: <58F9C40C.3080502@foss.arm.com> <591439B4.7000304@foss.arm.com> In-Reply-To: <591439B4.7000304@foss.arm.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 7bit X-SW-Source: 2017-06/txt/msg00111.txt.bz2 Ping. Thanks, Kyrill On 11/05/17 11:15, Kyrill Tkachov wrote: > Ping. > > https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00933.html > > Thanks, > Kyrill > > On 21/04/17 09:34, Kyrill Tkachov wrote: >> Hi all, >> >> For the testcase in the patch we currently miss a combination and generate: >> foo: >> dup h1, v1.h[2] >> ins v0.h[3], v1.h[0] >> ret >> >> bar: >> dup h1, v1.h[2] >> ins v0.h[3], v1.h[0] >> ret >> >> This is because the *aarch64_simd_vec_copy_lane pattern is not defined >> for HF vector modes. I think that's just a simple oversight fixed by using >> the VALL_F16 mode iterator instead of VALL (it just adds V4HF and V8HF on top of VALL) >> and we can use the proper INS pattern and generate: >> foo: >> ins v0.h[3], v1.h[2] >> ret >> >> bar: >> ins v0.h[3], v1.h[2] >> ret >> >> Bootstrapped and tested on aarch64-none-linux-gnu. >> Ok for GCC 8? >> >> Thanks, >> Kyrill >> >> 2017-04-21 Kyrylo Tkachov >> >> * config/aarch64/aarch64-simd.md (*aarch64_simd_vec_copy_lane): >> Use VALL_F16 iterator rather than VALL. >> >> 2017-04-21 Kyrylo Tkachov >> >> * gcc.target/aarch64/hfmode_ins_1.c: New test. >> >