From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-456326-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 41044 invoked by alias); 20 Jun 2017 10:18:41 -0000
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
Received: (qmail 40899 invoked by uid 89); 20 Jun 2017 10:18:40 -0000
Authentication-Results: sourceware.org; auth=none
X-Virus-Found: No
X-Spam-SWARE-Status: No, score=-11.9 required=5.0 tests=BAYES_00,GIT_PATCH_2,GIT_PATCH_3,SPF_PASS,T_RP_MATCHES_RCVD autolearn=ham version=3.3.2 spammy=cvs
X-HELO: foss.arm.com
Received: from foss.arm.com (HELO foss.arm.com) (217.140.101.70) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Tue, 20 Jun 2017 10:18:38 +0000
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])	by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8EE3A80D;	Tue, 20 Jun 2017 03:18:36 -0700 (PDT)
Received: from e105689-lin.cambridge.arm.com (e105689-lin.cambridge.arm.com [10.2.207.32])	by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id ED8CB3F587;	Tue, 20 Jun 2017 03:18:35 -0700 (PDT)
To: gcc-patches <gcc-patches@gcc.gnu.org>
From: "Richard Earnshaw (lists)" <Richard.Earnshaw@arm.com>
Subject: [arm] Mention -mfpu=auto in release notes
Message-ID: <67140858-fb1f-8744-67ee-556db8e5a61b@arm.com>
Date: Tue, 20 Jun 2017 10:18:00 -0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.1.1
MIME-Version: 1.0
Content-Type: multipart/mixed; boundary="------------C1FF01D7F606765F73B11F5C"
X-SW-Source: 2017-06/txt/msg01421.txt.bz2

This is a multi-part message in MIME format.
--------------C1FF01D7F606765F73B11F5C
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
Content-length: 127

This patch updates the release notes to mention that -mfpu=auto has been
added and that it is now the default.

Committed.

R.

--------------C1FF01D7F606765F73B11F5C
Content-Type: text/x-patch;
 name="wwwdoc.patch"
Content-Transfer-Encoding: 7bit
Content-Disposition: attachment;
 filename="wwwdoc.patch"
Content-length: 1310

? htdocs/backends.html~
? htdocs/index.html.~1.866.~
? htdocs/readings.html.~1.261.~
? htdocs/svn.html.~1.183.~
? htdocs/svn.html~
Index: htdocs/gcc-8/changes.html
===================================================================
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-8/changes.html,v
retrieving revision 1.4
diff -u -p -r1.4 changes.html
--- htdocs/gcc-8/changes.html	4 May 2017 14:35:22 -0000	1.4
+++ htdocs/gcc-8/changes.html	20 Jun 2017 10:17:54 -0000
@@ -82,7 +82,18 @@ a work-in-progress.</h2>
 
 <h3 id="arm">ARM</h3>
 <ul>
-  <li></li>
+  <li>
+    The <code>-mfpu</code> option now takes a new option setting of
+    <code>-mfpu=auto</code>.  When set to this the floating-point and SIMD
+    settings are derived from the settings of the <code>-mcpu</code>
+    or <code>-march</code> options.  The internal CPU configurations have been
+    updated with information about the permitted floating-point configurations
+    supported.  See the user guide for further information about the extended
+    option syntax for controlling architectural extensions via the
+    <code>-march</code> option.  <code>-mfpu=auto</code> is now the default
+    setting unless the compiler has been configured with an explicit
+    <code>--with-fpu</code> option.
+  </li>
 </ul>
 
 <!-- <h3 id="avr">AVR</h3> -->

--------------C1FF01D7F606765F73B11F5C--