From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-ed1-x530.google.com (mail-ed1-x530.google.com [IPv6:2a00:1450:4864:20::530]) by sourceware.org (Postfix) with ESMTPS id 4F8533858D1E for ; Thu, 10 Nov 2022 14:27:29 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 4F8533858D1E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-ed1-x530.google.com with SMTP id 21so3359904edv.3 for ; Thu, 10 Nov 2022 06:27:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=++KnjrVQmEv2j6Nd3UdWc3Rmcy1dqOSPCXzO51uZSkk=; b=gQr2knwI2M8a3+n26auwLlkuTXMf3txsowuaascRMBL6uzLVdMo+lWZzVVCLdh7kX2 jaT7zWxYQ7B1C0pNb0q8RCWVTWJPhRb6ju0fgHcaOZuc6D/1nYBoJN5kryAaZugOyK8A qr7R8Y8S6IyFKYdcvzXGMdUfGHHnV3pB9RZqn3IvC7aErhWePSh9EHz15IVZpppCXeOx zGGqt8w3KyBxeWvPcOCyrANIJj3tW6iVvzR9n8Xc1FAUwP+xZ0/xZ2XRrQlAP43G5XF1 GzJPyIxEtIBct0cds7bbAM4CxrrPjk3rbW794BpD2HJTP0JNh2Q4gSIzzq5nTa9Zsona m2SA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=++KnjrVQmEv2j6Nd3UdWc3Rmcy1dqOSPCXzO51uZSkk=; b=pLRB/BtKyXfuqQbuFJfmcP3fJUmki9uDpz7uPKbupzV+7RS4QUxRzL0uPLjrGOCog9 aM3k/OeFjMu43iofyyAa+pWLjRmJ01skIkS6aFJwzMA/njibGwBefeco44gsAXyiO+JI A0zkIUthMmi+DaVHdaLXu1E4wf5GJj5cKjyb9m7mXRPkvATnp81CmGoVCsHI8qCZAY7s tWiMehiCypVEzXOGgcIgwsv/SOzpnPefqf6oiZtHoBKSxYraidaifAO9R1ZTI8Q5Ewxa IT3F1+rhrr15nH4O0Jwbi/gVaPIKi8rv0wyjol75cizRURFVPFC+cglMsIpgWICfHROO rOsg== X-Gm-Message-State: ACrzQf0v3Y3BErjEUfER1g2RFVEoj2sxic54qsj542g7bRBTiOAIaAVr gHuOvg6fnyRWkh513+haFjde3lH5u5ovA/QCjU8= X-Google-Smtp-Source: AMsMyM4MzlhlDxWc1iG4Z+jXcs89mqHi4THWyoKXRo0Az1qSZF6bFtt07dnCSrG14kXY8qIj1JQihCxMaykLjC2BNaE= X-Received: by 2002:a05:6402:1771:b0:463:c94d:c7d9 with SMTP id da17-20020a056402177100b00463c94dc7d9mr44710198edb.135.1668090447668; Thu, 10 Nov 2022 06:27:27 -0800 (PST) MIME-Version: 1.0 References: <20221104000432.15254-1-hongyu.wang@intel.com> In-Reply-To: From: Hongyu Wang Date: Thu, 10 Nov 2022 22:27:17 +0800 Message-ID: Subject: Re: [PATCH] Optimize VEC_PERM_EXPR with same permutation index and operation [PR98167] To: Richard Biener Cc: Prathamesh Kulkarni , Richard Sandiford , Hongyu Wang , hongtao.liu@intel.com, gcc-patches@gcc.gnu.org Content-Type: multipart/mixed; boundary="0000000000009643a705ed1e92c4" X-Spam-Status: No, score=-7.2 required=5.0 tests=BAYES_00,BODY_8BITS,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT,FREEMAIL_FROM,GIT_PATCH_0,KAM_SHORT,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --0000000000009643a705ed1e92c4 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable > Well, with AVX512 v64qi that's 64*64 =3D=3D 4096 cases to check. I think > a lambda function is fine to use. The alternative (used by the vectorize= r > in some places) is to use sth like > > auto_sbitmap seen (nelts); > for (i =3D 0; i < nelts; i++) > { > if (!bitmap_set_bit (seen, i)) > break; > count++; > } > full_perm_p =3D count =3D=3D nelts; > > I'll note that you should still check .encoding ().encoded_full_vector_p = () > and only bother to check that case, that's a very simple check. Thanks for the good example! We also tried using wide_int as a bitmask but your code looks more simple and reasonable. Updated the patch accordingly. Richard Biener =E4=BA=8E2022=E5=B9=B411=E6=9C= =8810=E6=97=A5=E5=91=A8=E5=9B=9B 16:56=E5=86=99=E9=81=93=EF=BC=9A > > On Thu, Nov 10, 2022 at 3:27 AM Hongyu Wang wrot= e: > > > > Hi Prathamesh and Richard, > > > > Thanks for the review and nice suggestions! > > > > > > I guess the transform should work as long as mask is same for both > > > > vectors even if it's > > > > not constant ? > > > > > > Yes, please change accordingly (and maybe push separately). > > > > > > > Removed VECTOR_CST for integer ops. > > > > > > If this transform is meant only for VLS vectors, I guess you should > > > > bail out if TYPE_VECTOR_SUBPARTS is not constant, > > > > otherwise it will crash for VLA vectors. > > > > > > I suppose it's difficult to create a VLA permute that covers all elem= ents > > > and that is not trivial though. But indeed add ().is_constant to the > > > VECTOR_FLOAT_TYPE_P guard. > > > > Added. > > > > > Meh, that's quadratic! I suggest to check .encoding ().encoded_full_= vector_p () > > > (as said I can't think of a non-full encoding that isn't trivial > > > but covers all elements) and then simply .qsort () the vector_builder > > > (it derives > > > from vec<>) so the scan is O(n log n). > > > > The .qsort () approach requires an extra cmp_func that IMO would not > > be feasible to be implemented in match.pd (I suppose lambda function > > would not be a good idea either). > > Another solution would be using hash_set but it does not work here for > > int64_t or poly_int64 type. > > So I kept current O(n^2) simple code here, and I suppose usually the > > permutation indices would be a small number even for O(n^2) > > complexity. > > Well, with AVX512 v64qi that's 64*64 =3D=3D 4096 cases to check. I think > a lambda function is fine to use. The alternative (used by the vectorize= r > in some places) is to use sth like > > auto_sbitmap seen (nelts); > for (i =3D 0; i < nelts; i++) > { > if (!bitmap_set_bit (seen, i)) > break; > count++; > } > full_perm_p =3D count =3D=3D nelts; > > I'll note that you should still check .encoding ().encoded_full_vector_p = () > and only bother to check that case, that's a very simple check. > > > > > Attached updated patch. > > > > Richard Biener via Gcc-patches =E4=BA=8E2022= =E5=B9=B411=E6=9C=888=E6=97=A5=E5=91=A8=E4=BA=8C 22:38=E5=86=99=E9=81=93=EF= =BC=9A > > > > > > > > > > On Fri, Nov 4, 2022 at 7:44 AM Prathamesh Kulkarni via Gcc-patches > > > wrote: > > > > > > > > On Fri, 4 Nov 2022 at 05:36, Hongyu Wang via Gcc-patches > > > > wrote: > > > > > > > > > > Hi, > > > > > > > > > > This is a follow-up patch for PR98167 > > > > > > > > > > The sequence > > > > > c1 =3D VEC_PERM_EXPR (a, a, mask) > > > > > c2 =3D VEC_PERM_EXPR (b, b, mask) > > > > > c3 =3D c1 op c2 > > > > > can be optimized to > > > > > c =3D a op b > > > > > c3 =3D VEC_PERM_EXPR (c, c, mask) > > > > > for all integer vector operation, and float operation with > > > > > full permutation. > > > > > > > > > > Bootstrapped & regrtested on x86_64-pc-linux-gnu. > > > > > > > > > > Ok for trunk? > > > > > > > > > > gcc/ChangeLog: > > > > > > > > > > PR target/98167 > > > > > * match.pd: New perm + vector op patterns for int and fp = vector. > > > > > > > > > > gcc/testsuite/ChangeLog: > > > > > > > > > > PR target/98167 > > > > > * gcc.target/i386/pr98167.c: New test. > > > > > --- > > > > > gcc/match.pd | 49 +++++++++++++++++++= ++++++ > > > > > gcc/testsuite/gcc.target/i386/pr98167.c | 44 +++++++++++++++++++= +++ > > > > > 2 files changed, 93 insertions(+) > > > > > create mode 100644 gcc/testsuite/gcc.target/i386/pr98167.c > > > > > > > > > > diff --git a/gcc/match.pd b/gcc/match.pd > > > > > index 194ba8f5188..b85ad34f609 100644 > > > > > --- a/gcc/match.pd > > > > > +++ b/gcc/match.pd > > > > > @@ -8189,3 +8189,52 @@ and, > > > > > (bit_and (negate @0) integer_onep@1) > > > > > (if (!TYPE_OVERFLOW_SANITIZED (type)) > > > > > (bit_and @0 @1))) > > > > > + > > > > > +/* Optimize > > > > > + c1 =3D VEC_PERM_EXPR (a, a, mask) > > > > > + c2 =3D VEC_PERM_EXPR (b, b, mask) > > > > > + c3 =3D c1 op c2 > > > > > + --> > > > > > + c =3D a op b > > > > > + c3 =3D VEC_PERM_EXPR (c, c, mask) > > > > > + For all integer non-div operations. */ > > > > > +(for op (plus minus mult bit_and bit_ior bit_xor > > > > > + lshift rshift) > > > > > + (simplify > > > > > + (op (vec_perm @0 @0 VECTOR_CST@2) (vec_perm @1 @1 VECTOR_CST@2= )) > > > > > + (if (VECTOR_INTEGER_TYPE_P (type)) > > > > > + (vec_perm (op @0 @1) (op @0 @1) @2)))) > > > > Just wondering, why should mask be CST here ? > > > > I guess the transform should work as long as mask is same for both > > > > vectors even if it's > > > > not constant ? > > > > > > Yes, please change accordingly (and maybe push separately). > > > > > > > > + > > > > > +/* Similar for float arithmetic when permutation constant covers > > > > > + all vector elements. */ > > > > > +(for op (plus minus mult) > > > > > + (simplify > > > > > + (op (vec_perm @0 @0 VECTOR_CST@2) (vec_perm @1 @1 VECTOR_CST@2= )) > > > > > + (if (VECTOR_FLOAT_TYPE_P (type)) > > > > > + (with > > > > > + { > > > > > + tree perm_cst =3D @2; > > > > > + vec_perm_builder builder; > > > > > + bool full_perm_p =3D false; > > > > > + if (tree_to_vec_perm_builder (&builder, perm_cst)) > > > > > + { > > > > > + /* Create a vec_perm_indices for the integer vector. = */ > > > > > + int nelts =3D TYPE_VECTOR_SUBPARTS (type).to_constant= (); > > > > If this transform is meant only for VLS vectors, I guess you should > > > > bail out if TYPE_VECTOR_SUBPARTS is not constant, > > > > otherwise it will crash for VLA vectors. > > > > > > I suppose it's difficult to create a VLA permute that covers all elem= ents > > > and that is not trivial though. But indeed add ().is_constant to the > > > VECTOR_FLOAT_TYPE_P guard. > > > > > > > > > > > Thanks, > > > > Prathamesh > > > > > + vec_perm_indices sel (builder, 1, nelts); > > > > > + > > > > > + /* Check if perm indices covers all vector elements. = */ > > > > > + int count =3D 0, i, j; > > > > > + for (i =3D 0; i < nelts; i++) > > > > > + for (j =3D 0; j < nelts; j++) > > > > > > Meh, that's quadratic! I suggest to check .encoding ().encoded_full_= vector_p () > > > (as said I can't think of a non-full encoding that isn't trivial > > > but covers all elements) and then simply .qsort () the vector_builder > > > (it derives > > > from vec<>) so the scan is O(n log n). > > > > > > Maybe Richard has a better idea here though. > > > > > > Otherwise looks OK, though with these kind of (* (op ..) (op ..)) pat= terns it's > > > always that they explode the match decision tree, we'd ideally have a= way to > > > match those with (op ..) (op ..) first to be able to share more of th= e matching > > > code. That said, match.pd is a less than ideal place for these (but = mostly > > > because of the way we code generate *-match.cc) > > > > > > Richard. > > > > > > > > + { > > > > > + if (sel[j].to_constant () =3D=3D i) > > > > > + { > > > > > + count++; > > > > > + break; > > > > > + } > > > > > + } > > > > > + full_perm_p =3D count =3D=3D nelts; > > > > > + } > > > > > + } > > > > > + (if (full_perm_p) > > > > > + (vec_perm (op @0 @1) (op @0 @1) @2)))))) > > > > > diff --git a/gcc/testsuite/gcc.target/i386/pr98167.c b/gcc/testsu= ite/gcc.target/i386/pr98167.c > > > > > new file mode 100644 > > > > > index 00000000000..40e0ac11332 > > > > > --- /dev/null > > > > > +++ b/gcc/testsuite/gcc.target/i386/pr98167.c > > > > > @@ -0,0 +1,44 @@ > > > > > +/* PR target/98167 */ > > > > > +/* { dg-do compile } */ > > > > > +/* { dg-options "-O2 -mavx2" } */ > > > > > + > > > > > +/* { dg-final { scan-assembler-times "vpshufd\t" 8 } } */ > > > > > +/* { dg-final { scan-assembler-times "vpermilps\t" 3 } } */ > > > > > + > > > > > +#define VEC_PERM_4 \ > > > > > + 2, 3, 1, 0 > > > > > +#define VEC_PERM_8 \ > > > > > + 4, 5, 6, 7, 3, 2, 1, 0 > > > > > +#define VEC_PERM_16 \ > > > > > + 8, 9, 10, 11, 12, 13, 14, 15, 7, 6, 5, 4, 3, 2, 1, 0 > > > > > + > > > > > +#define TYPE_PERM_OP(type, size, op, name) \ > > > > > + typedef type v##size##s##type __attribute__ ((vector_size(4*si= ze))); \ > > > > > + v##size##s##type type##foo##size##i_##name (v##size##s##type a= , \ > > > > > + v##size##s##type b)= \ > > > > > + { \ > > > > > + v##size##s##type a1 =3D __builtin_shufflevector (a, a, \ > > > > > + VEC_PERM_##siz= e); \ > > > > > + v##size##s##type b1 =3D __builtin_shufflevector (b, b, \ > > > > > + VEC_PERM_##siz= e); \ > > > > > + return a1 op b1; \ > > > > > + } > > > > > + > > > > > +#define INT_PERMS(op, name) \ > > > > > + TYPE_PERM_OP (int, 4, op, name) \ > > > > > + > > > > > +#define FP_PERMS(op, name) \ > > > > > + TYPE_PERM_OP (float, 4, op, name) \ > > > > > + > > > > > +INT_PERMS (+, add) > > > > > +INT_PERMS (-, sub) > > > > > +INT_PERMS (*, mul) > > > > > +INT_PERMS (|, ior) > > > > > +INT_PERMS (^, xor) > > > > > +INT_PERMS (&, and) > > > > > +INT_PERMS (<<, shl) > > > > > +INT_PERMS (>>, shr) > > > > > +FP_PERMS (+, add) > > > > > +FP_PERMS (-, sub) > > > > > +FP_PERMS (*, mul) > > > > > + > > > > > -- > > > > > 2.18.1 > > > > > --0000000000009643a705ed1e92c4 Content-Type: application/x-patch; name="0001-Optimize-VEC_PERM_EXPR-with-same-permutation-index-a.patch" Content-Disposition: attachment; filename="0001-Optimize-VEC_PERM_EXPR-with-same-permutation-index-a.patch" Content-Transfer-Encoding: base64 Content-ID: X-Attachment-Id: f_laay4yo40 RnJvbSA4MjllNGNlYjYwYjdiYTAzZWQyN2ExMTFlMmFhYTdmYTc4MWQ5NmFkIE1vbiBTZXAgMTcg MDA6MDA6MDAgMjAwMQpGcm9tOiBIb25neXUgV2FuZyA8aG9uZ3l1LndhbmdAaW50ZWwuY29tPgpE YXRlOiBNb24sIDE3IEphbiAyMDIyIDEzOjAxOjUxICswODAwClN1YmplY3Q6IFtQQVRDSF0gT3B0 aW1pemUgVkVDX1BFUk1fRVhQUiB3aXRoIHNhbWUgcGVybXV0YXRpb24gaW5kZXggYW5kCiBvcGVy YXRpb24KClRoZSBzZXF1ZW5jZQogICAgIGMxID0gVkVDX1BFUk1fRVhQUiAoYSwgYSwgbWFzaykK ICAgICBjMiA9IFZFQ19QRVJNX0VYUFIgKGIsIGIsIG1hc2spCiAgICAgYzMgPSBjMSBvcCBjMgpj YW4gYmUgb3B0aW1pemVkIHRvCiAgICAgYyA9IGEgb3AgYgogICAgIGMzID0gVkVDX1BFUk1fRVhQ UiAoYywgYywgbWFzaykKZm9yIGFsbCBpbnRlZ2VyIHZlY3RvciBvcGVyYXRpb24sIGFuZCBmbG9h dCBvcGVyYXRpb24gd2l0aApmdWxsIHBlcm11dGF0aW9uLgoKZ2NjL0NoYW5nZUxvZzoKCglQUiB0 YXJnZXQvOTgxNjcKCSogbWF0Y2gucGQ6IE5ldyBwZXJtICsgdmVjdG9yIG9wIHBhdHRlcm5zIGZv ciBpbnQgYW5kIGZwIHZlY3Rvci4KCmdjYy90ZXN0c3VpdGUvQ2hhbmdlTG9nOgoKCVBSIHRhcmdl dC85ODE2NwoJKiBnY2MudGFyZ2V0L2kzODYvcHI5ODE2Ny5jOiBOZXcgdGVzdC4KLS0tCiBnY2Mv bWF0Y2gucGQgICAgICAgICAgICAgICAgICAgICAgICAgICAgfCA1NCArKysrKysrKysrKysrKysr KysrKysrKysrCiBnY2MvdGVzdHN1aXRlL2djYy50YXJnZXQvaTM4Ni9wcjk4MTY3LmMgfCA0NCAr KysrKysrKysrKysrKysrKysrKwogMiBmaWxlcyBjaGFuZ2VkLCA5OCBpbnNlcnRpb25zKCspCiBj cmVhdGUgbW9kZSAxMDA2NDQgZ2NjL3Rlc3RzdWl0ZS9nY2MudGFyZ2V0L2kzODYvcHI5ODE2Ny5j CgpkaWZmIC0tZ2l0IGEvZ2NjL21hdGNoLnBkIGIvZ2NjL21hdGNoLnBkCmluZGV4IDE5NGJhOGY1 MTg4Li5iZDljZGFjZWI0ZCAxMDA2NDQKLS0tIGEvZ2NjL21hdGNoLnBkCisrKyBiL2djYy9tYXRj aC5wZApAQCAtODE4OSwzICs4MTg5LDU3IEBAIGFuZCwKICAoYml0X2FuZCAobmVnYXRlIEAwKSBp bnRlZ2VyX29uZXBAMSkKICAoaWYgKCFUWVBFX09WRVJGTE9XX1NBTklUSVpFRCAodHlwZSkpCiAg IChiaXRfYW5kIEAwIEAxKSkpCisKKy8qIE9wdGltaXplCisgICBjMSA9IFZFQ19QRVJNX0VYUFIg KGEsIGEsIG1hc2spCisgICBjMiA9IFZFQ19QRVJNX0VYUFIgKGIsIGIsIG1hc2spCisgICBjMyA9 IGMxIG9wIGMyCisgICAtLT4KKyAgIGMgPSBhIG9wIGIKKyAgIGMzID0gVkVDX1BFUk1fRVhQUiAo YywgYywgbWFzaykKKyAgIEZvciBhbGwgaW50ZWdlciBub24tZGl2IG9wZXJhdGlvbnMuICAqLwor KGZvciBvcCAocGx1cyBtaW51cyBtdWx0IGJpdF9hbmQgYml0X2lvciBiaXRfeG9yCisJIGxzaGlm dCByc2hpZnQpCisgKHNpbXBsaWZ5CisgIChvcCAodmVjX3Blcm0gQDAgQDAgQDIpICh2ZWNfcGVy bSBAMSBAMSBAMikpCisgICAoaWYgKFZFQ1RPUl9JTlRFR0VSX1RZUEVfUCAodHlwZSkpCisgICAg KHZlY19wZXJtIChvcCBAMCBAMSkgKG9wIEAwIEAxKSBAMikpKSkKKworLyogU2ltaWxhciBmb3Ig ZmxvYXQgYXJpdGhtZXRpYyB3aGVuIHBlcm11dGF0aW9uIGNvbnN0YW50IGNvdmVycworICAgYWxs IHZlY3RvciBlbGVtZW50cy4gICovCisoZm9yIG9wIChwbHVzIG1pbnVzIG11bHQpCisgKHNpbXBs aWZ5CisgIChvcCAodmVjX3Blcm0gQDAgQDAgVkVDVE9SX0NTVEAyKSAodmVjX3Blcm0gQDEgQDEg VkVDVE9SX0NTVEAyKSkKKyAgIChpZiAoVkVDVE9SX0ZMT0FUX1RZUEVfUCAodHlwZSkKKwkmJiBU WVBFX1ZFQ1RPUl9TVUJQQVJUUyAodHlwZSkuaXNfY29uc3RhbnQgKCkpCisgICAgKHdpdGgKKyAg ICAgeworICAgICAgIHRyZWUgcGVybV9jc3QgPSBAMjsKKyAgICAgICB2ZWNfcGVybV9idWlsZGVy IGJ1aWxkZXI7CisgICAgICAgYm9vbCBmdWxsX3Blcm1fcCA9IGZhbHNlOworICAgICAgIGlmICh0 cmVlX3RvX3ZlY19wZXJtX2J1aWxkZXIgKCZidWlsZGVyLCBwZXJtX2NzdCkpCisJIHsKKwkgICB1 bnNpZ25lZCBIT1NUX1dJREVfSU5UIG5lbHRzOworCisJICAgbmVsdHMgPSBUWVBFX1ZFQ1RPUl9T VUJQQVJUUyAodHlwZSkudG9fY29uc3RhbnQgKCk7CisJICAgLyogQ3JlYXRlIGEgdmVjX3Blcm1f aW5kaWNlcyBmb3IgdGhlIFZFQ1RPUl9DU1QuICAqLworCSAgIHZlY19wZXJtX2luZGljZXMgc2Vs IChidWlsZGVyLCAxLCBuZWx0cyk7CisKKwkgICAvKiBDaGVjayBpZiBwZXJtIGluZGljZXMgY292 ZXJzIGFsbCB2ZWN0b3IgZWxlbWVudHMuICAqLworCSAgIGlmIChzZWwuZW5jb2RpbmcgKCkuZW5j b2RlZF9mdWxsX3ZlY3Rvcl9wICgpKQorCSAgICAgeworCSAgICAgICBhdXRvX3NiaXRtYXAgc2Vl biAobmVsdHMpOworCSAgICAgICB1bnNpZ25lZCBIT1NUX1dJREVfSU5UIGNvdW50ID0gMCwgaTsK KworCSAgICAgICBmb3IgKGkgPSAwOyBpIDwgbmVsdHM7IGkrKykKKwkJIHsKKwkJICAgaWYgKCFi aXRtYXBfc2V0X2JpdCAoc2Vlbiwgc2VsW2ldLnRvX2NvbnN0YW50ICgpKSkKKwkJICAgIGJyZWFr OworCQkgICBjb3VudCsrOworCQkgfQorCSAgICAgICBmdWxsX3Blcm1fcCA9IGNvdW50ID09IG5l bHRzOworCSAgICAgfQorCSB9CisgICAgICB9CisgICAgICAoaWYgKGZ1bGxfcGVybV9wKQorCSh2 ZWNfcGVybSAob3AgQDAgQDEpIChvcCBAMCBAMSkgQDIpKSkpKSkKZGlmZiAtLWdpdCBhL2djYy90 ZXN0c3VpdGUvZ2NjLnRhcmdldC9pMzg2L3ByOTgxNjcuYyBiL2djYy90ZXN0c3VpdGUvZ2NjLnRh cmdldC9pMzg2L3ByOTgxNjcuYwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAw MC4uNDBlMGFjMTEzMzIKLS0tIC9kZXYvbnVsbAorKysgYi9nY2MvdGVzdHN1aXRlL2djYy50YXJn ZXQvaTM4Ni9wcjk4MTY3LmMKQEAgLTAsMCArMSw0NCBAQAorLyogUFIgdGFyZ2V0Lzk4MTY3ICov CisvKiB7IGRnLWRvIGNvbXBpbGUgfSAqLworLyogeyBkZy1vcHRpb25zICItTzIgLW1hdngyIiB9 ICovCisKKy8qIHsgZGctZmluYWwgeyBzY2FuLWFzc2VtYmxlci10aW1lcyAidnBzaHVmZFx0IiA4 IH0gfSAqLworLyogeyBkZy1maW5hbCB7IHNjYW4tYXNzZW1ibGVyLXRpbWVzICJ2cGVybWlscHNc dCIgMyB9IH0gKi8KKworI2RlZmluZSBWRUNfUEVSTV80IFwKKyAgMiwgMywgMSwgMAorI2RlZmlu ZSBWRUNfUEVSTV84IFwKKyAgNCwgNSwgNiwgNywgMywgMiwgMSwgMAorI2RlZmluZSBWRUNfUEVS TV8xNiBcCisgIDgsIDksIDEwLCAxMSwgMTIsIDEzLCAxNCwgMTUsIDcsIDYsIDUsIDQsIDMsIDIs IDEsIDAKKworI2RlZmluZSBUWVBFX1BFUk1fT1AodHlwZSwgc2l6ZSwgb3AsIG5hbWUpIFwKKyAg dHlwZWRlZiB0eXBlIHYjI3NpemUjI3MjI3R5cGUgX19hdHRyaWJ1dGVfXyAoKHZlY3Rvcl9zaXpl KDQqc2l6ZSkpKTsgXAorICB2IyNzaXplIyNzIyN0eXBlIHR5cGUjI2ZvbyMjc2l6ZSMjaV8jI25h bWUgKHYjI3NpemUjI3MjI3R5cGUgYSwgXAorCQkJCQkgICAgICB2IyNzaXplIyNzIyN0eXBlIGIp IFwKKyAgeyBcCisgICAgdiMjc2l6ZSMjcyMjdHlwZSBhMSA9IF9fYnVpbHRpbl9zaHVmZmxldmVj dG9yIChhLCBhLCBcCisJCQkJCQkgICBWRUNfUEVSTV8jI3NpemUpOyBcCisgICAgdiMjc2l6ZSMj cyMjdHlwZSBiMSA9IF9fYnVpbHRpbl9zaHVmZmxldmVjdG9yIChiLCBiLCBcCisJCQkJCQkgICBW RUNfUEVSTV8jI3NpemUpOyBcCisgICAgcmV0dXJuIGExIG9wIGIxOyBcCisgIH0KKworI2RlZmlu ZSBJTlRfUEVSTVMob3AsIG5hbWUpIFwKKyAgVFlQRV9QRVJNX09QIChpbnQsIDQsIG9wLCBuYW1l KSBcCisKKyNkZWZpbmUgRlBfUEVSTVMob3AsIG5hbWUpIFwKKyAgVFlQRV9QRVJNX09QIChmbG9h dCwgNCwgb3AsIG5hbWUpIFwKKworSU5UX1BFUk1TICgrLCBhZGQpCitJTlRfUEVSTVMgKC0sIHN1 YikKK0lOVF9QRVJNUyAoKiwgbXVsKQorSU5UX1BFUk1TICh8LCBpb3IpCitJTlRfUEVSTVMgKF4s IHhvcikKK0lOVF9QRVJNUyAoJiwgYW5kKQorSU5UX1BFUk1TICg8PCwgc2hsKQorSU5UX1BFUk1T ICg+Piwgc2hyKQorRlBfUEVSTVMgKCssIGFkZCkKK0ZQX1BFUk1TICgtLCBzdWIpCitGUF9QRVJN UyAoKiwgbXVsKQorCi0tIAoyLjE4LjEKCg== --0000000000009643a705ed1e92c4--