From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-ej1-x62e.google.com (mail-ej1-x62e.google.com [IPv6:2a00:1450:4864:20::62e]) by sourceware.org (Postfix) with ESMTPS id A9AEC3858422 for ; Sun, 19 Nov 2023 05:53:42 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org A9AEC3858422 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=gmail.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org A9AEC3858422 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2a00:1450:4864:20::62e ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1700373226; cv=none; b=Dym9vn6//Xl0uj4YRy2A3ve7kfOIM/8HDL6HJvZJD8UeFj4+41UOFddtWycm2mWV2U0xQMge2Mp7WOXa3N4g79RM03wh5OdXVDNaZK1CIr2oIQn0nRCDk0AsmqkyQZOEbtdSQAN0fNi7nz/9vhcU1RQXbr5dncqW7JnGoA9hVJU= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1700373226; c=relaxed/simple; bh=JkCJbBOA2dRd5J083sd6PXjm3ouWlOvQeXNFD/g1yU4=; h=DKIM-Signature:MIME-Version:From:Date:Message-ID:Subject:To; b=j5qDlMUmp19rT+03Hy8eU+tnhZ/8W3cRFdSEVFHHpKTv0pqJab0oPQvItdbmERsZQbPmuD7DB1wqVqh/P5vfQ0lPaNRDXjjqY3gZkiHgg4E5EZ866nNpmabnxezw4fIcEkEE1pTUFm7NrmUDcsyZD2sCl9ZhvN9GNj17QHaldlE= ARC-Authentication-Results: i=1; server2.sourceware.org Received: by mail-ej1-x62e.google.com with SMTP id a640c23a62f3a-991c786369cso461075866b.1 for ; Sat, 18 Nov 2023 21:53:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1700373221; x=1700978021; darn=gcc.gnu.org; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=+51S7mmBuBK28ADUU+8/Pi5vAZo7H9UYnbkuWVY48sE=; b=NTPwpzWrfSA3w+B5cBxDEsaJ5McaJrSuqc5OsiFbv5ddBpoi0cB3dnMSqmFYxtyH/w lr60K6Zi6gxXMzLUIUIVaBmcf5K+3FmpTUgoIaCGRpGeu2KN3/qyQmMCW+4wkNxwnk+n IcheChU42VVVSV+hg+TxhY+2nB0TjkqHVTjRFNKgOMlDk8Rv82APLWTNAPCIdS/CHJsU aG3nDaaFplbNxA1SSBsgwKKgHGul8f1VKtwA/Hog3a9/XuuSSIF5d/FSZ9Q60inKXWXX rJdyIB96uCg5xaryvYjb8/KBpI3M/Pmx3v3MEEeq4G5DBoRzMtBKuzUj/aBvpcH6HZR2 5c8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1700373221; x=1700978021; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+51S7mmBuBK28ADUU+8/Pi5vAZo7H9UYnbkuWVY48sE=; b=JMHekpg01xfHRMvZL5qP/pwdMJ1Hq8RhCNclUGo8gLhpoJ9wzdz2CPimlQWd24GSPa 4Fi4lL7UqkRl+NXcfJv7YpvV2xJ4laLrBEm4DUC2u8NnzFqmdlv4t2E/DmGvk+vrHp9g HaW3v8yaqwvciWQDkMleS+7UZCUvCRGTshLIup2KSFXI1SjIJLcYd1al5xY1ytFL7jTz x1vyWrUb1oMEvvTFD2ceCulzfAiYEdmLTVzof/i8hdcdi5bCKHuVOoBn1EdHvmyMx0mw ZOgVyaKQAzgigOktmeytDfBUDUkH0LjX9dfzadi6Rpvei/JJYHKVuXx8PK5lzPpC+lKo 82fg== X-Gm-Message-State: AOJu0YwHjX8fM1bq9I+QC3pB5nMGRnogd9sKR+JCIcCa7+p7RPChsmyb WPl/rVBjtzsFgZ47hRE6qcDKWmUeT+iTV2PuC2E= X-Google-Smtp-Source: AGHT+IHf2nMdWcO2iE5MvaVgqI3xoHIWBypVDGbybzIpKUCQC/eAOgoygG/jRPP2sQkkoBulhKqoXAna3XomHmDQG9w= X-Received: by 2002:a17:906:3988:b0:9be:2b53:ac4d with SMTP id h8-20020a170906398800b009be2b53ac4dmr2403755eje.74.1700373221134; Sat, 18 Nov 2023 21:53:41 -0800 (PST) MIME-Version: 1.0 References: In-Reply-To: From: Kito Cheng Date: Sun, 19 Nov 2023 13:53:29 +0800 Message-ID: Subject: Re: [PATCH 02/44] RISC-V/testsuite: Add cases for integer SFB cond-move operations To: "Maciej W. Rozycki" Cc: gcc-patches@gcc.gnu.org, Andrew Waterman , Jim Wilson , Palmer Dabbelt Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,KAM_ASCII_DIVIDERS,KAM_SHORT,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP,T_SCC_BODY_TEXT_LINE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: LGTM On Sun, Nov 19, 2023 at 1:36=E2=80=AFPM Maciej W. Rozycki wrote: > > Verify, for short forward branch targets and the conditional-move > operations that already work as expected, that if-conversion triggers > via `noce_try_cmove' already at `-mbranch-cost=3D1' and that extraneous > instructions such as SNEZ, etc. are not present in output. Cover all > integer relational operations to make sure no corner case escapes. > > gcc/testsuite/ > * gcc.target/riscv/movdieq-sfb.c: New test. > * gcc.target/riscv/movdige-sfb.c: New test. > * gcc.target/riscv/movdigeu-sfb.c: New test. > * gcc.target/riscv/movdigt-sfb.c: New test. > * gcc.target/riscv/movdigtu-sfb.c: New test. > * gcc.target/riscv/movdile-sfb.c: New test. > * gcc.target/riscv/movdileu-sfb.c: New test. > * gcc.target/riscv/movdilt-sfb.c: New test. > * gcc.target/riscv/movdiltu-sfb.c: New test. > * gcc.target/riscv/movdine-sfb.c: New test. > * gcc.target/riscv/movsieq-sfb.c: New test. > * gcc.target/riscv/movsige-sfb.c: New test. > * gcc.target/riscv/movsigeu-sfb.c: New test. > * gcc.target/riscv/movsigt-sfb.c: New test. > * gcc.target/riscv/movsigtu-sfb.c: New test. > * gcc.target/riscv/movsile-sfb.c: New test. > * gcc.target/riscv/movsileu-sfb.c: New test. > * gcc.target/riscv/movsilt-sfb.c: New test. > * gcc.target/riscv/movsiltu-sfb.c: New test. > * gcc.target/riscv/movsine-sfb.c: New test. > --- > gcc/testsuite/gcc.target/riscv/movdieq-sfb.c | 25 +++++++++++++++++++= ++++++ > gcc/testsuite/gcc.target/riscv/movdige-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdigeu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdigt-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdigtu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdile-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdileu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdilt-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdiltu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movdine-sfb.c | 25 +++++++++++++++++++= ++++++ > gcc/testsuite/gcc.target/riscv/movsieq-sfb.c | 25 +++++++++++++++++++= ++++++ > gcc/testsuite/gcc.target/riscv/movsige-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsigeu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsigt-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsigtu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsile-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsileu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsilt-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsiltu-sfb.c | 26 +++++++++++++++++++= +++++++ > gcc/testsuite/gcc.target/riscv/movsine-sfb.c | 25 +++++++++++++++++++= ++++++ > 20 files changed, 516 insertions(+) > > gcc-riscv-test-movcc.diff > Index: gcc/gcc/testsuite/gcc.target/riscv/movdieq-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdieq-sfb.c > @@ -0,0 +1,25 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdieq (int_t w, int_t x, int_t y, int_t z) > +{ > + return w =3D=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bne a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:beq|bne)\\s\[^\\s\]+\\s# mov= cc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdige-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdige-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdige (int_t w, int_t x, int_t y, int_t z) > +{ > + return w >=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + blt a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bge|bgt|ble|blt)\\s\[^\\s\]+= \\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdigeu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdigeu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef unsigned int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdigeu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w >=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bltu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdigt-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdigt-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdigt (int_t w, int_t x, int_t y, int_t z) > +{ > + return w > x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + ble a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bge|bgt|ble|blt)\\s\[^\\s\]+= \\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdigtu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdigtu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef unsigned int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdigtu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w > x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bleu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdile-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdile-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdile (int_t w, int_t x, int_t y, int_t z) > +{ > + return w <=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bgt a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bge|bgt|ble|bgt)\\s\[^\\s\]+= \\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdileu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdileu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef unsigned int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdileu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w <=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bgtu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdilt-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdilt-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdilt (int_t w, int_t x, int_t y, int_t z) > +{ > + return w < x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bge a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bge|bgt|ble|blt)\\s\[^\\s\]+= \\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdiltu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdiltu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef unsigned int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdiltu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w < x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bgeu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movdine-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movdine-sfb.c > @@ -0,0 +1,25 @@ > +/* { dg-do compile } */ > +/* { dg-require-effective-target rv64 } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" } */ > + > +typedef int __attribute__ ((mode (DI))) int_t; > + > +int_t > +movdine (int_t w, int_t x, int_t y, int_t z) > +{ > + return w !=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + beq a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:beq|bne)\\s\[^\\s\]+\\s# mov= cc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsieq-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsieq-sfb.c > @@ -0,0 +1,25 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsieq (int_t w, int_t x, int_t y, int_t z) > +{ > + return w =3D=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bne a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:beq|bne)\\s\[^\\s\]+\\s# mov= cc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsige-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsige-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsige (int_t w, int_t x, int_t y, int_t z) > +{ > + return w >=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + blt a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bge|bgt|ble|blt)\\s\[^\\s\]+= \\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsigeu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsigeu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef unsigned int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsigeu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w >=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bltu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsigt-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsigt-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsigt (int_t w, int_t x, int_t y, int_t z) > +{ > + return w > x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + ble a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgt|ble)\\s\[^\\s\]+\\s# mov= cc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsigtu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsigtu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef unsigned int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsigtu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w > x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bleu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsile-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsile-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsile (int_t w, int_t x, int_t y, int_t z) > +{ > + return w <=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bgt a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bge|bgt|ble|blt)\\s\[^\\s\]+= \\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsileu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsileu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef unsigned int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsileu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w <=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bgtu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsilt-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsilt-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsilt (int_t w, int_t x, int_t y, int_t z) > +{ > + return w < x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bge a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bge|bgt|ble|blt)\\s\[^\\s\]+= \\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgt|slt)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsiltu-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsiltu-sfb.c > @@ -0,0 +1,26 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef unsigned int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsiltu (int_t w, int_t x, int_t y, int_t z) > +{ > + return w < x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + bgeu a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:bgeu|bgtu|bleu|bltu)\\s\[^\\= s\]+\\s# movcc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */ > +/* { dg-final { scan-assembler-not "\\s(?:sgtu|sltu)\\s" } } */ > Index: gcc/gcc/testsuite/gcc.target/riscv/movsine-sfb.c > =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D= =3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D=3D > --- /dev/null > +++ gcc/gcc/testsuite/gcc.target/riscv/movsine-sfb.c > @@ -0,0 +1,25 @@ > +/* { dg-do compile } */ > +/* { dg-skip-if "" { *-*-* } { "-O0" "-Og" } } */ > +/* { dg-options "-march=3Drv64gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv64 } } } */ > +/* { dg-options "-march=3Drv32gc -mtune=3Dsifive-7-series -mbranch-cost= =3D1 -fdump-rtl-ce1" { target { rv32 } } } */ > + > +typedef int __attribute__ ((mode (SI))) int_t; > + > +int_t > +movsine (int_t w, int_t x, int_t y, int_t z) > +{ > + return w !=3D x ? y : z; > +} > + > +/* Expect short forward branch assembly like: > + > + beq a0,a1,1f # movcc > + mv a3,a2 > +1: > + mv a0,a3 > + */ > + > +/* { dg-final { scan-rtl-dump-times "Conversion succeeded on pass 1\\." = 1 "ce1" } } */ > +/* { dg-final { scan-rtl-dump-times "if-conversion succeeded through noc= e_try_cmove" 1 "ce1" } } */ > +/* { dg-final { scan-assembler-times "\\s(?:beq|bne)\\s\[^\\s\]+\\s# mov= cc\\s" 1 } } */ > +/* { dg-final { scan-assembler-not "\\s(?:seqz|snez)\\s" } } */