From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-334741-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 21186 invoked by alias); 30 Dec 2012 18:05:18 -0000
Received: (qmail 21174 invoked by uid 22791); 30 Dec 2012 18:05:16 -0000
X-SWARE-Spam-Status: No, hits=-5.0 required=5.0	tests=AWL,BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FROM,KHOP_RCVD_TRUST,KHOP_THREADED,RCVD_IN_DNSWL_LOW,RCVD_IN_HOSTKARMA_YE
X-Spam-Check-By: sourceware.org
Received: from mail-ob0-f171.google.com (HELO mail-ob0-f171.google.com) (209.85.214.171)    by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Sun, 30 Dec 2012 18:05:08 +0000
Received: by mail-ob0-f171.google.com with SMTP id dn14so10964451obc.2        for <gcc-patches@gcc.gnu.org>; Sun, 30 Dec 2012 10:05:08 -0800 (PST)
MIME-Version: 1.0
Received: by 10.60.31.51 with SMTP id x19mr20065410oeh.25.1356890708168; Sun, 30 Dec 2012 10:05:08 -0800 (PST)
Received: by 10.182.153.201 with HTTP; Sun, 30 Dec 2012 10:05:07 -0800 (PST)
In-Reply-To: <CAK1BsWqZzaHoR-O_RFNT-HYJVXhgyotKfiK17FXV5Q83tg2_HQ@mail.gmail.com>
References: <CAFULd4bE_YZ22s_yeGia-REBmNnhA0dM+LvboFAh0XofkxpT4g@mail.gmail.com>	<CAK1BsWoqLikf6FdkteTRFP_ESpR-vkYDX3rLgQnZELChaAKxBw@mail.gmail.com>	<CAFULd4Zatns1RwNRv6-knWA0MEdCfnZbYd6Qaek81kSqiMXC+Q@mail.gmail.com>	<CAK1BsWpUdUg+ivi7pFdbUr8R45YjhbBCNhmN=98sMmW99dy-tg@mail.gmail.com>	<CAK1BsWo-iWDNcukpNqKsp7OrpE+k9riZV0=9Z3FxuGK+4DW24w@mail.gmail.com>	<CAFULd4Y3L0b8d+LPWgKuRtAx=W59gS6BANhE21e3PmEM8ZOWSQ@mail.gmail.com>	<CAK1BsWqZzaHoR-O_RFNT-HYJVXhgyotKfiK17FXV5Q83tg2_HQ@mail.gmail.com>
Date: Sun, 30 Dec 2012 18:05:00 -0000
Message-ID: <CAFULd4at=44YLxXRyWvyxQzAFDdA32-vK-8WgDCAZuWR0cm5FQ@mail.gmail.com>
Subject: Re: [RFC, x86] Changes for AVX and AVX2 processors
From: Uros Bizjak <ubizjak@gmail.com>
To: Vladimir Yakovlev <vbyakovl23@gmail.com>
Cc: gcc-patches@gcc.gnu.org
Content-Type: text/plain; charset=ISO-8859-1
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
X-SW-Source: 2012-12/txt/msg01483.txt.bz2

On Sun, Dec 30, 2012 at 5:05 PM, Vladimir Yakovlev <vbyakovl23@gmail.com> wrote:
> I fixed typos and added CalangeLog.
>
> 2012-12-27  Vladimir Yakovlev  <vladimir.b.yakovlev@intel.com
>
>         * config/i386/i386-c.c (ix86_target_macros_internal): New case.
>          (ix86_target_macros_internal): Likewise.
>
>         * config/i386/i386.c (m_CORE2I7): Removed.
>         (m_CORE_HASWELL): New macro.
>         (m_CORE_ALL): Likewise.
>         (initial_ix86_tune_features): m_CORE2I7 is replaced by m_CORE_ALL.
>         (initial_ix86_arch_features): Likewise.
>         (processor_target_table): Initializations for Core avx2.
>         (cpu_names): New names "core-avx2".
>         (ix86_option_override_internal): Changed PROCESSOR_COREI7 by
>         PROCESSOR_CORE_HASWELL.
>         (ix86_issue_rate): New case.
>         (ia32_multipass_dfa_lookahead): Likewise.
>         (ix86_sched_init_global): Likewise.
>         (get_builtin_code_for_version): Likewise.
>
>         * config/i386/i386.h (TARGET_HASWELL): New macro.
>         (target_cpu_default): New TARGET_CPU_DEFAULT_haswell.
>         (processor_type): New PROCESSOR_HASWELL.

Please remove this part, it should be part of processor dispatcher part:

@@ -28705,6 +28712,10 @@ get_builtin_code_for_version (tree decl, tree
*predicate_list)
 	      arg_str = "corei7";
 	      priority = P_PROC_SSE4_2;
 	      break;
+	    case PROCESSOR_HASWELL:
+	      arg_str = "core-avx2";
+	      priority = P_PROC_SSE4_2;
+	      break;
 	    case PROCESSOR_ATOM:
 	      arg_str = "atom";
 	      priority = P_PROC_SSSE3;

Uros.