From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <gcc-patches-return-296966-listarch-gcc-patches=gcc.gnu.org@gcc.gnu.org>
Received: (qmail 1126 invoked by alias); 15 Jul 2011 12:50:30 -0000
Received: (qmail 1118 invoked by uid 22791); 15 Jul 2011 12:50:30 -0000
X-SWARE-Spam-Status: No, hits=-2.2 required=5.0	tests=AWL,BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FROM,RCVD_IN_DNSWL_LOW
X-Spam-Check-By: sourceware.org
Received: from mail-pv0-f175.google.com (HELO mail-pv0-f175.google.com) (74.125.83.175)    by sourceware.org (qpsmtpd/0.43rc1) with ESMTP; Fri, 15 Jul 2011 12:49:56 +0000
Received: by pvf24 with SMTP id 24so1180552pvf.20        for <gcc-patches@gcc.gnu.org>; Fri, 15 Jul 2011 05:49:55 -0700 (PDT)
MIME-Version: 1.0
Received: by 10.142.117.1 with SMTP id p1mr1626415wfc.420.1310734195556; Fri, 15 Jul 2011 05:49:55 -0700 (PDT)
Received: by 10.142.89.19 with HTTP; Fri, 15 Jul 2011 05:49:55 -0700 (PDT)
In-Reply-To: <20110709222042.GA4018@intel.com>
References: <20110709222042.GA4018@intel.com>
Date: Fri, 15 Jul 2011 13:04:00 -0000
Message-ID: <CAFULd4bDzgO8w+VixUQBb0fA80rRgdNTKP5KVAJo9GWRM2f+zQ@mail.gmail.com>
Subject: Re: PATCH [5/n] X32: Supprot 32bit address
From: Uros Bizjak <ubizjak@gmail.com>
To: "H.J. Lu" <hjl.tools@gmail.com>
Cc: gcc-patches@gcc.gnu.org
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: quoted-printable
Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm
Precedence: bulk
List-Id: <gcc-patches.gcc.gnu.org>
List-Archive: <http://gcc.gnu.org/ml/gcc-patches/>
List-Post: <mailto:gcc-patches@gcc.gnu.org>
List-Help: <mailto:gcc-patches-help@gcc.gnu.org>
Sender: gcc-patches-owner@gcc.gnu.org
X-SW-Source: 2011-07/txt/msg01235.txt.bz2

On Sun, Jul 10, 2011 at 12:20 AM, H.J. Lu <hongjiu.lu@intel.com> wrote:

> TARGET_MEM_REF only works on ptr_mode. =A0That means base and index parts
> of x86 address operand in x32 mode may be in ptr_mode. =A0This patch
> supports 32bit base and index parts in x32 mode. =A0OK for trunk?
>
> Thanks.
>
>
> H.J.
> ---
> 2011-07-09 =A0H.J. Lu =A0<hongjiu.lu@intel.com>
>
> =A0 =A0 =A0 =A0* config/i386/i386.c (ix86_simplify_base_index_disp): New.
> =A0 =A0 =A0 =A0(ix86_decompose_address): Support 32bit address in x32 mod=
e.
> =A0 =A0 =A0 =A0(ix86_legitimate_address_p): Likewise.
> =A0 =A0 =A0 =A0(ix86_fixup_binary_operands): Likewise.

Why don't you handle translations in TARGET_LEGITIMIZE_ADDRESS (or
maybe also LEGITIMIZE_RELOAD_ADDRESS) ?

Uros.