From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-oi1-x244.google.com (mail-oi1-x244.google.com [IPv6:2607:f8b0:4864:20::244]) by sourceware.org (Postfix) with ESMTPS id A23023971C7F for ; Thu, 26 Nov 2020 15:31:43 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org A23023971C7F Received: by mail-oi1-x244.google.com with SMTP id o25so2662584oie.5 for ; Thu, 26 Nov 2020 07:31:43 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=6pJFgSm/YTmG4N75A0D2uU+QZAKvhB1S7K/j7e4Xe7w=; b=aKm2p4y3HZlrgOxHMkfIsIv1fM9X5O5d5AFavTLZlLVpv3zM4NEtZIKYeXdp8Y6iI6 6TmzyTXpEbILSuEJhsMlLh3h6+jomdjAr0VDEZbZ/6A6DpPXDhf6CbBem4OyqdTUqZFw e0grPDmQVh9sl+S8nrjdTQYb/Wi+mN8inW/EgzdSQQpalL8jFKfhSSFCP6W/UC5o+8/A ZIVnIncRJCZQBqfl3e1UnB4VnoLJ85/dZZJ00OakBmysSttm4PVVXSWK9vnh/CVSEUjk LpQmdIMtUq0SKMnbpkgHcG8VUXx1HPY0r1R/bVgXrP/5SscIf+z797rwz698R03Z/+Vo t6fw== X-Gm-Message-State: AOAM5304oeo+TldQMIHARG+pFing/EBpz05BCWA9jKFQNUcDpl4H5bzs 9wvLhoWn1rSP5SCmjsXPJH6zLlX56t6QSH66cRd2PQ== X-Google-Smtp-Source: ABdhPJzkmpXTqGu+1MINv7XqcXQFoclRZzyATqbkg5b8D1a4glkwQA1mp92Eh80vDmRh3Sb0CXPyM6oEJxtRkUDe0T0= X-Received: by 2002:aca:b355:: with SMTP id c82mr2366879oif.48.1606404702785; Thu, 26 Nov 2020 07:31:42 -0800 (PST) MIME-Version: 1.0 References: <1606312469-1370-1-git-send-email-christophe.lyon@linaro.org> In-Reply-To: From: Christophe Lyon Date: Thu, 26 Nov 2020 16:31:31 +0100 Message-ID: Subject: Re: [PATCH 1/7] arm: Auto-vectorization for MVE: vand To: Andre Simoes Dias Vieira Cc: gcc Patches Content-Type: multipart/mixed; boundary="000000000000ad21b205b5043dde" X-Spam-Status: No, score=-10.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 26 Nov 2020 15:31:45 -0000 --000000000000ad21b205b5043dde Content-Type: text/plain; charset="UTF-8" Hi Andre, Thanks for the quick feedback. On Wed, 25 Nov 2020 at 18:17, Andre Simoes Dias Vieira wrote: > > Hi Christophe, > > Thanks for these! See some inline comments. > > On 25/11/2020 13:54, Christophe Lyon via Gcc-patches wrote: > > This patch enables MVE vandq instructions for auto-vectorization. MVE > > vandq insns in mve.md are modified to use 'and' instead of unspec > > expression to support and3. The and3 expander is added to > > vec-common.md > > > > 2020-11-12 Christophe Lyon > > > > gcc/ > > * gcc/config/arm/iterators.md (supf): Remove VANDQ_S and VANDQ_U. > > (VANQ): Remove. > > * config/arm/mve.md (mve_vandq_u): New entry for vand > > instruction using expression and. > > (mve_vandq_s): New expander. > > * config/arm/neon.md (and3): Renamed into and3_neon. > > * config/arm/unspecs.md (VANDQ_S, VANDQ_U): Remove. > > * config/arm/vec-common.md (and3): New expander. > > > > gcc/testsuite/ > > * gcc.target/arm/simd/mve-vand.c: New test. > > --- > > gcc/config/arm/iterators.md | 4 +--- > > gcc/config/arm/mve.md | 20 ++++++++++++---- > > gcc/config/arm/neon.md | 2 +- > > gcc/config/arm/unspecs.md | 2 -- > > gcc/config/arm/vec-common.md | 15 ++++++++++++ > > gcc/testsuite/gcc.target/arm/simd/mve-vand.c | 34 ++++++++++++++++++++++++++++ > > 6 files changed, 66 insertions(+), 11 deletions(-) > > create mode 100644 gcc/testsuite/gcc.target/arm/simd/mve-vand.c > > > > diff --git a/gcc/config/arm/iterators.md b/gcc/config/arm/iterators.md > > index 592af35..72039e4 100644 > > --- a/gcc/config/arm/iterators.md > > +++ b/gcc/config/arm/iterators.md > > @@ -1232,8 +1232,7 @@ (define_int_attr supf [(VCVTQ_TO_F_S "s") (VCVTQ_TO_F_U "u") (VREV16Q_S "s") > > (VADDLVQ_P_U "u") (VCMPNEQ_U "u") (VCMPNEQ_S "s") > > (VABDQ_M_S "s") (VABDQ_M_U "u") (VABDQ_S "s") > > (VABDQ_U "u") (VADDQ_N_S "s") (VADDQ_N_U "u") > > - (VADDVQ_P_S "s") (VADDVQ_P_U "u") (VANDQ_S "s") > > - (VANDQ_U "u") (VBICQ_S "s") (VBICQ_U "u") > > + (VADDVQ_P_S "s") (VADDVQ_P_U "u") (VBICQ_S "s") (VBICQ_U "u") > > (VBRSRQ_N_S "s") (VBRSRQ_N_U "u") (VCADDQ_ROT270_S "s") > > (VCADDQ_ROT270_U "u") (VCADDQ_ROT90_S "s") > > (VCMPEQQ_S "s") (VCMPEQQ_U "u") (VCADDQ_ROT90_U "u") > > @@ -1501,7 +1500,6 @@ (define_int_iterator VABDQ [VABDQ_S VABDQ_U]) > > (define_int_iterator VADDQ_N [VADDQ_N_S VADDQ_N_U]) > > (define_int_iterator VADDVAQ [VADDVAQ_S VADDVAQ_U]) > > (define_int_iterator VADDVQ_P [VADDVQ_P_U VADDVQ_P_S]) > > -(define_int_iterator VANDQ [VANDQ_U VANDQ_S]) > > (define_int_iterator VBICQ [VBICQ_S VBICQ_U]) > > (define_int_iterator VBRSRQ_N [VBRSRQ_N_U VBRSRQ_N_S]) > > (define_int_iterator VCADDQ_ROT270 [VCADDQ_ROT270_S VCADDQ_ROT270_U]) > > diff --git a/gcc/config/arm/mve.md b/gcc/config/arm/mve.md > > index ecbaaa9..975eb7d 100644 > > --- a/gcc/config/arm/mve.md > > +++ b/gcc/config/arm/mve.md > > @@ -894,17 +894,27 @@ (define_insn "mve_vaddvq_p_" > > ;; > > ;; [vandq_u, vandq_s]) > > ;; > > -(define_insn "mve_vandq_" > > +;; signed and unsigned versions are the same: define the unsigned > > +;; insn, and use an expander for the signed one as we still reference > > +;; both names from arm_mve.h. > > +(define_insn "mve_vandq_u" > > [ > > (set (match_operand:MVE_2 0 "s_register_operand" "=w") > > - (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "w") > > - (match_operand:MVE_2 2 "s_register_operand" "w")] > > - VANDQ)) > > + (and:MVE_2 (match_operand:MVE_2 1 "s_register_operand" "w") > > + (match_operand:MVE_2 2 "s_register_operand" "w"))) > The predicate on the second operand is more restrictive than the one in > expand 'neon_inv_logic_op2'. This should still work with immediates, or > well I checked for integers, it generates a loop as such: > Right, thanks for catching it. > vldrw.32 q3, [r0] > vldr.64 d4, .L8 > vldr.64 d5, .L8+8 > vand q3, q3, q2 > vstrw.32 q3, [r2] > > MVE does support vand's with immediates, just like NEON, I suspect you > could just copy the way Neon handles these, possibly worth the little > extra effort. You can use dest[i] = a[i] & ~1 as a testcase. > If you don't it might still be worth expanding the test to make sure > other immediates-types combinations don't trigger an ICE? > > I'm not sure I understand why it loads it in two 64-bit chunks and not > do a single load or not just do something like a vmov or vbic immediate. > Anyhow that's a worry for another day I guess.. Do you mean something like the attached (on top of this patch)? I dislike the code duplication in mve_vandq_u which would become a copy of and3_neon. The other concern is that it's not exercised by testcase: as you noted the compiler uses a pair of loads to prepare the second operand. But indeed that's probably a separate problem. I guess your comments apply to patch 2 (vorr)? Thanks, Christophe > > ] > > "TARGET_HAVE_MVE" > > - "vand %q0, %q1, %q2" > > + "vand\t%q0, %q1, %q2" > > [(set_attr "type" "mve_move") > > ]) > > +(define_expand "mve_vandq_s" > > + [ > > + (set (match_operand:MVE_2 0 "s_register_operand") > > + (and:MVE_2 (match_operand:MVE_2 1 "s_register_operand") > > + (match_operand:MVE_2 2 "s_register_operand"))) > > + ] > > + "TARGET_HAVE_MVE" > > +) > > > > ;; > > ;; [vbicq_s, vbicq_u]) > > diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md > > index 2d76769..dc4707d 100644 > > --- a/gcc/config/arm/neon.md > > +++ b/gcc/config/arm/neon.md > > @@ -712,7 +712,7 @@ (define_insn "ior3" > > ;; corresponds to the canonical form the middle-end expects to use for > > ;; immediate bitwise-ANDs. > > > > -(define_insn "and3" > > +(define_insn "and3_neon" > > [(set (match_operand:VDQ 0 "s_register_operand" "=w,w") > > (and:VDQ (match_operand:VDQ 1 "s_register_operand" "w,0") > > (match_operand:VDQ 2 "neon_inv_logic_op2" "w,DL")))] > > diff --git a/gcc/config/arm/unspecs.md b/gcc/config/arm/unspecs.md > > index a3844e9..e8bf68e 100644 > > --- a/gcc/config/arm/unspecs.md > > +++ b/gcc/config/arm/unspecs.md > > @@ -601,7 +601,6 @@ (define_c_enum "unspec" [ > > VADDQ_N_S > > VADDVAQ_S > > VADDVQ_P_S > > - VANDQ_S > > VBICQ_S > > VBRSRQ_N_S > > VCADDQ_ROT270_S > > @@ -648,7 +647,6 @@ (define_c_enum "unspec" [ > > VADDQ_N_U > > VADDVAQ_U > > VADDVQ_P_U > > - VANDQ_U > > VBICQ_U > > VBRSRQ_N_U > > VCADDQ_ROT270_U > > diff --git a/gcc/config/arm/vec-common.md b/gcc/config/arm/vec-common.md > > index 250e503..3dd694c 100644 > > --- a/gcc/config/arm/vec-common.md > > +++ b/gcc/config/arm/vec-common.md > > @@ -172,3 +172,18 @@ (define_expand "vec_set" > > GEN_INT (elem), operands[0])); > > DONE; > > }) > > + > > +(define_expand "and3" > > + [(set (match_operand:VNIM1 0 "s_register_operand" "") > > + (and:VNIM1 (match_operand:VNIM1 1 "s_register_operand" "") > > + (match_operand:VNIM1 2 "neon_inv_logic_op2" "")))] > > + "TARGET_NEON > > + || (TARGET_HAVE_MVE && VALID_MVE_SI_MODE (mode))" > > +) > > + > > +(define_expand "and3" > > + [(set (match_operand:VNINOTM1 0 "s_register_operand" "") > > + (and:VNINOTM1 (match_operand:VNINOTM1 1 "s_register_operand" "") > > + (match_operand:VNINOTM1 2 "neon_inv_logic_op2" "")))] > > + "TARGET_NEON" > > +) > > diff --git a/gcc/testsuite/gcc.target/arm/simd/mve-vand.c b/gcc/testsuite/gcc.target/arm/simd/mve-vand.c > > new file mode 100644 > > index 0000000..2e30cd0 > > --- /dev/null > > +++ b/gcc/testsuite/gcc.target/arm/simd/mve-vand.c > > @@ -0,0 +1,34 @@ > > +/* { dg-do assemble } */ > > +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ > > +/* { dg-add-options arm_v8_1m_mve } */ > > +/* { dg-additional-options "-O3" } */ > > + > > +#include > > + > > +#define FUNC(SIGN, TYPE, BITS, NB, OP, NAME) \ > > + void test_ ## NAME ##_ ## SIGN ## BITS ## x ## NB (TYPE##BITS##_t * __restrict__ dest, TYPE##BITS##_t *a, TYPE##BITS##_t *b) { \ > > + int i; \ > > + for (i=0; i > + dest[i] = a[i] OP b[i]; \ > > + } \ > > +} > > + > > +/* 64-bit vectors. */ > > +FUNC(s, int, 32, 2, &, vand) > > +FUNC(u, uint, 32, 2, &, vand) > > +FUNC(s, int, 16, 4, &, vand) > > +FUNC(u, uint, 16, 4, &, vand) > > +FUNC(s, int, 8, 8, &, vand) > > +FUNC(u, uint, 8, 8, &, vand) > > + > > +/* 128-bit vectors. */ > > +FUNC(s, int, 32, 4, &, vand) > > +FUNC(u, uint, 32, 4, &, vand) > > +FUNC(s, int, 16, 8, &, vand) > > +FUNC(u, uint, 16, 8, &, vand) > > +FUNC(s, int, 8, 16, &, vand) > > +FUNC(u, uint, 8, 16, &, vand) > > + > > +/* MVE has only 128-bit vectors, so we can vectorize only half of the > > + functions above. */ > > +/* { dg-final { scan-assembler-times {vand\tq[0-9]+, q[0-9]+, q[0-9]+} 6 } } */ --000000000000ad21b205b5043dde Content-Type: text/plain; charset="US-ASCII"; name="mve-vand-imm.patch.txt" Content-Disposition: attachment; filename="mve-vand-imm.patch.txt" Content-Transfer-Encoding: base64 Content-ID: X-Attachment-Id: f_khyzvhce1 ZGlmZiAtLWdpdCBhL2djYy9jb25maWcvYXJtL212ZS5tZCBiL2djYy9jb25maWcvYXJtL212ZS5t ZAppbmRleCAxNWIzN2YwLi5kNmZlM2RlIDEwMDY0NAotLS0gYS9nY2MvY29uZmlnL2FybS9tdmUu bWQKKysrIGIvZ2NjL2NvbmZpZy9hcm0vbXZlLm1kCkBAIC05MzksMTkgKzkzOSwyNyBAQCAoZGVm aW5lX2luc24gIm12ZV92YWRkdnFfcF88c3VwZj48bW9kZT4iCiA7OyBib3RoIG5hbWVzIGZyb20g YXJtX212ZS5oLgogKGRlZmluZV9pbnNuICJtdmVfdmFuZHFfdTxtb2RlPiIKICAgWwotICAgKHNl dCAobWF0Y2hfb3BlcmFuZDpNVkVfMiAwICJzX3JlZ2lzdGVyX29wZXJhbmQiICI9dyIpCi0JKGFu ZDpNVkVfMiAobWF0Y2hfb3BlcmFuZDpNVkVfMiAxICJzX3JlZ2lzdGVyX29wZXJhbmQiICJ3IikK LQkJICAgICAgIChtYXRjaF9vcGVyYW5kOk1WRV8yIDIgInNfcmVnaXN0ZXJfb3BlcmFuZCIgInci KSkpCisgICAoc2V0IChtYXRjaF9vcGVyYW5kOk1WRV8yIDAgInNfcmVnaXN0ZXJfb3BlcmFuZCIg Ij13LHciKQorCShhbmQ6TVZFXzIgKG1hdGNoX29wZXJhbmQ6TVZFXzIgMSAic19yZWdpc3Rlcl9v cGVyYW5kIiAidywwIikKKwkJICAgKG1hdGNoX29wZXJhbmQ6TVZFXzIgMiAibmVvbl9pbnZfbG9n aWNfb3AyIiAidyxETCIpKSkKICAgXQogICAiVEFSR0VUX0hBVkVfTVZFIgotICAidmFuZFx0JXEw LCAlcTEsICVxMiIKKyAgeworICBzd2l0Y2ggKHdoaWNoX2FsdGVybmF0aXZlKQorICAgIHsKKyAg ICBjYXNlIDA6IHJldHVybiAidmFuZFx0JXEwLCAlcTEsICVxMiI7CisgICAgY2FzZSAxOiByZXR1 cm4gbmVvbl9vdXRwdXRfbG9naWNfaW1tZWRpYXRlICgidmFuZCIsICZvcGVyYW5kc1syXSwKKwkJ ICAgICA8TU9ERT5tb2RlLCAxLCBWQUxJRF9ORU9OX1FSRUdfTU9ERSAoPE1PREU+bW9kZSkpOwor ICAgIGRlZmF1bHQ6IGdjY191bnJlYWNoYWJsZSAoKTsKKyAgfQorICB9CiAgIFsoc2V0X2F0dHIg InR5cGUiICJtdmVfbW92ZSIpCiBdKQogKGRlZmluZV9leHBhbmQgIm12ZV92YW5kcV9zPG1vZGU+ IgogICBbCiAgICAoc2V0IChtYXRjaF9vcGVyYW5kOk1WRV8yIDAgInNfcmVnaXN0ZXJfb3BlcmFu ZCIpCiAJKGFuZDpNVkVfMiAobWF0Y2hfb3BlcmFuZDpNVkVfMiAxICJzX3JlZ2lzdGVyX29wZXJh bmQiKQotCQkgICAgICAgKG1hdGNoX29wZXJhbmQ6TVZFXzIgMiAic19yZWdpc3Rlcl9vcGVyYW5k IikpKQorCQkgICAobWF0Y2hfb3BlcmFuZDpNVkVfMiAyICJuZW9uX2ludl9sb2dpY19vcDIiKSkp CiAgIF0KICAgIlRBUkdFVF9IQVZFX01WRSIKICkKZGlmZiAtLWdpdCBhL2djYy9jb25maWcvYXJt L3ByZWRpY2F0ZXMubWQgYi9nY2MvY29uZmlnL2FybS9wcmVkaWNhdGVzLm1kCmluZGV4IDIxNDQ1 MjAuLjVmNThmN2MgMTAwNjQ0Ci0tLSBhL2djYy9jb25maWcvYXJtL3ByZWRpY2F0ZXMubWQKKysr IGIvZ2NjL2NvbmZpZy9hcm0vcHJlZGljYXRlcy5tZApAQCAtMTA3LDcgKzEwNyw3IEBAIChkZWZp bmVfcHJlZGljYXRlICJ2cHJfcmVnaXN0ZXJfb3BlcmFuZCIKIChkZWZpbmVfcHJlZGljYXRlICJp bW1fZm9yX25lb25faW52X2xvZ2ljX29wZXJhbmQiCiAgIChtYXRjaF9jb2RlICJjb25zdF92ZWN0 b3IiKQogewotICByZXR1cm4gKFRBUkdFVF9ORU9OCisgIHJldHVybiAoKFRBUkdFVF9ORU9OIHx8 IFRBUkdFVF9IQVZFX01WRSkKICAgICAgICAgICAmJiBuZW9uX2ltbWVkaWF0ZV92YWxpZF9mb3Jf bG9naWMgKG9wLCBtb2RlLCAxLCBOVUxMLCBOVUxMKSk7CiB9KQogCmRpZmYgLS1naXQgYS9nY2Mv dGVzdHN1aXRlL2djYy50YXJnZXQvYXJtL3NpbWQvbXZlLXZhbmQuYyBiL2djYy90ZXN0c3VpdGUv Z2NjLnRhcmdldC9hcm0vc2ltZC9tdmUtdmFuZC5jCmluZGV4IDJlMzBjZDAuLjM0MWU5YWEwIDEw MDY0NAotLS0gYS9nY2MvdGVzdHN1aXRlL2djYy50YXJnZXQvYXJtL3NpbWQvbXZlLXZhbmQuYwor KysgYi9nY2MvdGVzdHN1aXRlL2djYy50YXJnZXQvYXJtL3NpbWQvbXZlLXZhbmQuYwpAQCAtMTMs NiArMTMsMTQgQEAKICAgICB9CQkJCQkJCQkJXAogfQogCisjZGVmaW5lIEZVTkNfSU1NKFNJR04s IFRZUEUsIEJJVFMsIE5CLCBPUCwgTkFNRSkJCQkJXAorICB2b2lkIHRlc3RfICMjIE5BTUUgIyNf ICMjIFNJR04gIyMgQklUUyAjIyB4ICMjIE5CIChUWVBFIyNCSVRTIyNfdCAqIF9fcmVzdHJpY3Rf XyBkZXN0LCBUWVBFIyNCSVRTIyNfdCAqYSwgVFlQRSMjQklUUyMjX3QgKmIpIHsgXAorICAgIGlu dCBpOwkJCQkJCQkJXAorICAgIGZvciAoaT0wOyBpPE5COyBpKyspIHsJCQkJCQlcCisgICAgICBk ZXN0W2ldID0gYVtpXSBPUCAxOwkJCQkJCVwKKyAgICB9CQkJCQkJCQkJXAorfQorCiAvKiA2NC1i aXQgdmVjdG9ycy4gICovCiBGVU5DKHMsIGludCwgMzIsIDIsICYsIHZhbmQpCiBGVU5DKHUsIHVp bnQsIDMyLCAyLCAmLCB2YW5kKQpAQCAtMjksNiArMzcsMjIgQEAgRlVOQyh1LCB1aW50LCAxNiwg OCwgJiwgdmFuZCkKIEZVTkMocywgaW50LCA4LCAxNiwgJiwgdmFuZCkKIEZVTkModSwgdWludCwg OCwgMTYsICYsIHZhbmQpCiAKKy8qIDY0LWJpdCB2ZWN0b3JzLiAgKi8KK0ZVTkNfSU1NKHMsIGlu dCwgMzIsIDIsICYsIHZhbmRpbW0pCitGVU5DX0lNTSh1LCB1aW50LCAzMiwgMiwgJiwgdmFuZGlt bSkKK0ZVTkNfSU1NKHMsIGludCwgMTYsIDQsICYsIHZhbmRpbW0pCitGVU5DX0lNTSh1LCB1aW50 LCAxNiwgNCwgJiwgdmFuZGltbSkKK0ZVTkNfSU1NKHMsIGludCwgOCwgOCwgJiwgdmFuZGltbSkK K0ZVTkNfSU1NKHUsIHVpbnQsIDgsIDgsICYsIHZhbmRpbW0pCisKKy8qIDEyOC1iaXQgdmVjdG9y cy4gICovCitGVU5DX0lNTShzLCBpbnQsIDMyLCA0LCAmLCB2YW5kaW1tKQorRlVOQ19JTU0odSwg dWludCwgMzIsIDQsICYsIHZhbmRpbW0pCitGVU5DX0lNTShzLCBpbnQsIDE2LCA4LCAmLCB2YW5k aW1tKQorRlVOQ19JTU0odSwgdWludCwgMTYsIDgsICYsIHZhbmRpbW0pCitGVU5DX0lNTShzLCBp bnQsIDgsIDE2LCAmLCB2YW5kaW1tKQorRlVOQ19JTU0odSwgdWludCwgOCwgMTYsICYsIHZhbmRp bW0pCisKIC8qIE1WRSBoYXMgb25seSAxMjgtYml0IHZlY3RvcnMsIHNvIHdlIGNhbiB2ZWN0b3Jp emUgb25seSBoYWxmIG9mIHRoZQogICAgZnVuY3Rpb25zIGFib3ZlLiAgKi8KLS8qIHsgZGctZmlu YWwgeyBzY2FuLWFzc2VtYmxlci10aW1lcyB7dmFuZFx0cVswLTldKywgcVswLTldKywgcVswLTld K30gNiB9IH0gKi8KKy8qIHsgZGctZmluYWwgeyBzY2FuLWFzc2VtYmxlci10aW1lcyB7dmFuZFx0 cVswLTldKywgcVswLTldKywgcVswLTldK30gMTIgfSB9ICovCg== --000000000000ad21b205b5043dde--