public inbox for gcc-patches@gcc.gnu.org
 help / color / mirror / Atom feed
From: Christophe Lyon <christophe.lyon@linaro.org>
To: "gcc-patches@gcc.gnu.org" <gcc-patches@gcc.gnu.org>
Subject: Re: [Patch ARM-AArch64/testsuite Neon intrinsics 00/20] Executable tests
Date: Mon, 15 Jun 2015 22:15:00 -0000	[thread overview]
Message-ID: <CAKdteOae+kA-isezhFm3757qymzhYECs9kZ9A_Bw1OXzuz8AWw@mail.gmail.com> (raw)
In-Reply-To: <1432757747-4891-1-git-send-email-christophe.lyon@linaro.org>

Ping?


On 27 May 2015 at 22:15, Christophe Lyon <christophe.lyon@linaro.org> wrote:
> This patch series is a follow-up to the tests I already contributed,
> converted from my original testsuite.
>
> This series consists in 20 new patches, which can be committed
> independently. For vrecpe, I added the setting of the "Flush-to-Zero"
> FP flag, to force AArch64 to behave the same as ARM by default.
>
> This is the final batch, except for the vget_lane tests which I will
> submit later. This should cover the subset of AdvSIMD intrinsics
> common to ARMv7 and AArch64.
>
> Tested with qemu on arm*linux, aarch64-linux.
>
> 2015-05-27  Christophe Lyon  <christophe.lyon@linaro.org>
>
>         * gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h
>         (_ARM_FPSCR): Add FZ field.
>         (clean_results): Force FZ=1 on AArch64.
>         * gcc.target/aarch64/advsimd-intrinsics/vrecpe.c: New file.
>         * gcc.target/aarch64/advsimd-intrinsics/vrecps.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vrev.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vrshl.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vrshr_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vrshrn_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vrsqrte.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vrsqrts.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vrsra_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vset_lane.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vshl_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vshll_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vshr_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vshrn_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vsra_n.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vst1_lane.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vstX_lane.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vtbX.c: Likewise.
>         * gcc.target/aarch64/advsimd-intrinsics/vtst.c: Likewise.
>
> Christophe Lyon (20):
>   Add vrecpe tests.
>   Add vrecps tests.
>   Add vreinterpret tests.
>   Add vrev tests.
>   Add vrshl tests.
>   Add vshr_n tests.
>   Add vrshr_n tests.
>   Add vrshrn_n tests.
>   Add vrsqrte tests.
>   Add vrsqrts tests.
>   Add vrsra_n tests.
>   Add vset_lane tests.
>   Add vshll_n tests.
>   Add vshl_n tests.
>   Add vshrn_n tests.
>   Add vsra_n tests.
>   Add vst1_lane tests.
>   Add vstX_lane tests.
>   Add vtbX tests.
>   Add vtst tests.
>
>  .../aarch64/advsimd-intrinsics/arm-neon-ref.h      |  19 +-
>  .../gcc.target/aarch64/advsimd-intrinsics/vrecpe.c | 154 +++++
>  .../gcc.target/aarch64/advsimd-intrinsics/vrecps.c | 117 ++++
>  .../aarch64/advsimd-intrinsics/vreinterpret.c      | 741 +++++++++++++++++++++
>  .../gcc.target/aarch64/advsimd-intrinsics/vrev.c   | 200 ++++++
>  .../gcc.target/aarch64/advsimd-intrinsics/vrshl.c  | 627 +++++++++++++++++
>  .../aarch64/advsimd-intrinsics/vrshr_n.c           | 504 ++++++++++++++
>  .../aarch64/advsimd-intrinsics/vrshrn_n.c          | 143 ++++
>  .../aarch64/advsimd-intrinsics/vrsqrte.c           | 157 +++++
>  .../aarch64/advsimd-intrinsics/vrsqrts.c           | 118 ++++
>  .../aarch64/advsimd-intrinsics/vrsra_n.c           | 553 +++++++++++++++
>  .../aarch64/advsimd-intrinsics/vset_lane.c         |  99 +++
>  .../gcc.target/aarch64/advsimd-intrinsics/vshl_n.c |  96 +++
>  .../aarch64/advsimd-intrinsics/vshll_n.c           |  56 ++
>  .../gcc.target/aarch64/advsimd-intrinsics/vshr_n.c |  95 +++
>  .../aarch64/advsimd-intrinsics/vshrn_n.c           |  70 ++
>  .../gcc.target/aarch64/advsimd-intrinsics/vsra_n.c | 117 ++++
>  .../aarch64/advsimd-intrinsics/vst1_lane.c         |  93 +++
>  .../aarch64/advsimd-intrinsics/vstX_lane.c         | 578 ++++++++++++++++
>  .../gcc.target/aarch64/advsimd-intrinsics/vtbX.c   | 289 ++++++++
>  .../gcc.target/aarch64/advsimd-intrinsics/vtst.c   | 120 ++++
>  21 files changed, 4940 insertions(+), 6 deletions(-)
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrecpe.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrecps.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrev.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrshl.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrshr_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrshrn_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsqrte.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsqrts.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsra_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vset_lane.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshl_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshll_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshr_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshrn_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsra_n.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst1_lane.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vstX_lane.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vtbX.c
>  create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vtst.c
>
> --
> 2.1.4
>

  parent reply	other threads:[~2015-06-15 22:11 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-05-27 20:16 Christophe Lyon
2015-05-27 20:16 ` [Patch ARM-AArch64/testsuite Neon intrinsics 08/20] Add vrshrn_n tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 06/20] Add vshr_n tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 02/20] Add vrecps tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 05/20] Add vrshl tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 01/20] Add vrecpe tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 14/20] Add vshl_n tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 03/20] Add vreinterpret tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 09/20] Add vrsqrte tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 13/20] Add vshll_n tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 10/20] Add vrsqrts tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 17/20] Add vst1_lane tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 11/20] Add vrsra_n tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 15/20] Add vshrn_n tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 12/20] Add vset_lane tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 19/20] Add vtbX tests Christophe Lyon
2015-05-27 20:17 ` [Patch ARM-AArch64/testsuite Neon intrinsics 18/20] Add vstX_lane tests Christophe Lyon
2015-05-27 20:26 ` [Patch ARM-AArch64/testsuite Neon intrinsics 16/20] Add vsra_n tests Christophe Lyon
2015-05-27 20:30 ` [Patch ARM-AArch64/testsuite Neon intrinsics 20/20] Add vtst tests Christophe Lyon
2015-05-27 20:40 ` [Patch ARM-AArch64/testsuite Neon intrinsics 07/20] Add vrshr_n tests Christophe Lyon
2015-05-27 20:51 ` [Patch ARM-AArch64/testsuite Neon intrinsics 04/20] Add vrev tests Christophe Lyon
2015-06-15 22:15 ` Christophe Lyon [this message]
2015-06-16 10:10   ` [Patch ARM-AArch64/testsuite Neon intrinsics 00/20] Executable tests James Greenhalgh
2015-06-16 13:26     ` Christophe Lyon
2015-11-02 14:20   ` Jiong Wang
2015-11-02 14:38     ` Christophe Lyon
2015-11-02 14:47       ` Jiong Wang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAKdteOae+kA-isezhFm3757qymzhYECs9kZ9A_Bw1OXzuz8AWw@mail.gmail.com \
    --to=christophe.lyon@linaro.org \
    --cc=gcc-patches@gcc.gnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).