From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-yw1-x1134.google.com (mail-yw1-x1134.google.com [IPv6:2607:f8b0:4864:20::1134]) by sourceware.org (Postfix) with ESMTPS id 6F80D3858400 for ; Tue, 25 Oct 2022 05:20:49 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 6F80D3858400 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-yw1-x1134.google.com with SMTP id 00721157ae682-3691e040abaso103943887b3.9 for ; Mon, 24 Oct 2022 22:20:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=hJbkp/oEcBQw8tXjnFE2g4prYFXChHCnLmHHE9gj4CY=; b=Kp+CRMuoF2MWvMIIpWrqS3fVZEHc0WwK0H4CT/wcbDOH5KjBu3f2jZOcOvQzTWIRKM kDOlJ8lqFmJ+sSlbGSWNTXytHwxvzgjVofYvkBW6n9SCURvKwiMbHsp1iYD++f9+SG+x +U9eff+9Qr2B00m/+mivjTxM2v1kuB9pl6/gU+oDn/UIOvXFzU9fqeBNSNgSBcKGp/tU jsSSab6COGawMFjHWL/vbIVmyRqHHWyvYqiemQ7OSAYQ1vPGR1QOkCqGq/Nhefb5C4sF SajIbC/ziHHB5l8tPkMHVEIwSyaL3vlonE7mz6HyGh7Ga97N6peEqQPS/4t1j0SbXar0 6jwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=hJbkp/oEcBQw8tXjnFE2g4prYFXChHCnLmHHE9gj4CY=; b=XqkOgKby6IPlml5k6Zdi23st6BFK3GOTpEYt0jWgy9z4tyumhTNjvIrBxX3SXXv1iv RFX8hf8HAzw2RMfXLJnzUWJE4yaBYehF0hL29e60BQXeg50ufNKD+iRQoDb+oV1Z9Dmx av/67uoFMugjnziS+ZZnkJn+xlrlLAB5ND7evYsuxlT285QztEOshBGtxIeSknQV/3FJ fBNu7uVrDWn+oipvfiRNI6PQqbCR6YkNmy7dmjNcfEEbbHTVUINlZLB1XWn6cobHYIgB 6Uq/qiogipRFbv+Yy8iXvr66bmQNlhVArTOQOX0EdJ2Pi3JiZRQrdsupQbQgtY+BUsRB Iqzg== X-Gm-Message-State: ACrzQf2pCSm7LRw+iMhmA0BffsOHgixfVLqqrukBOoD5Qyr8yG1Qioc3 43UrvzPnJTzCtmskvnE/KgbMhR2tVsuKlnvo+pCwM7e/7NbREQ== X-Google-Smtp-Source: AMsMyM67ZBAi0f6kbVC8w2JuK5Mbalv5/cJO9gGTW4PZIMypfU3oEiOU9pRTSTz1W+v0n+NLfkzxDyiA6Z8plHlUwP8= X-Received: by 2002:a81:5244:0:b0:36a:2bc8:bac8 with SMTP id g65-20020a815244000000b0036a2bc8bac8mr17170799ywb.249.1666675248782; Mon, 24 Oct 2022 22:20:48 -0700 (PDT) MIME-Version: 1.0 References: <20221014075445.7938-1-haochen.jiang@intel.com> <20221014075445.7938-5-haochen.jiang@intel.com> In-Reply-To: From: Hongtao Liu Date: Tue, 25 Oct 2022 13:23:26 +0800 Message-ID: Subject: Re: [PATCH 4/6] Support Intel AVX-NE-CONVERT To: "Kong, Lingling" Cc: "Liu, Hongtao" , "gcc-patches@gcc.gnu.org" , "Jiang, Haochen" Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: On Mon, Oct 24, 2022 at 2:20 PM Kong, Lingling wrote: > > > From: Gcc-patches > > On Behalf Of Hongtao Liu via Gcc-patches > > Sent: Monday, October 17, 2022 1:47 PM > > To: Jiang, Haochen > > Cc: Liu, Hongtao ; gcc-patches@gcc.gnu.org > > Subject: Re: [PATCH 4/6] Support Intel AVX-NE-CONVERT > > > > On Fri, Oct 14, 2022 at 3:58 PM Haochen Jiang via Gcc-patches > > wrote: > > > > > > From: Kong Lingling > > > +(define_insn "vbcstne2ps_" > > > + [(set (match_operand:VF1_128_256 0 "register_operand" "=x") > > > + (vec_duplicate:VF1_128_256 > > > + (unspec:SF > > > + [(match_operand:HI 1 "memory_operand" "m")] > > > + VBCSTNE)))] > > > + "TARGET_AVXNECONVERT" > > > + "vbcstne2ps\t{%1, %0|%0, %1}" > > > + [(set_attr "prefix" "vex") > > > + (set_attr "mode" "")]) > > Since jakub has support bf16 software emulation, can we rewrite it > > with general rtl ir without unspec? > > Like (float_extend:SF (match_operand:BF "memory_operand" "m") > > > + > > > +(define_int_iterator VCVTNEBF16 > > > + [UNSPEC_VCVTNEEBF16SF > > > + UNSPEC_VCVTNEOBF16SF]) > > > + > > > +(define_int_attr vcvtnebf16type > > > + [(UNSPEC_VCVTNEEBF16SF "ebf16") > > > + (UNSPEC_VCVTNEOBF16SF "obf16")]) > > > +(define_insn "vcvtne2ps_" > > > + [(set (match_operand:VF1_128_256 0 "register_operand" "=x") > > > + (unspec:VF1_128_256 > > > + [(match_operand: 1 "memory_operand" "m")] > > > + VCVTNEBF16))] > > > + "TARGET_AVXNECONVERT" > > > + "vcvtne2ps\t{%1, %0|%0, %1}" > > > + [(set_attr "prefix" "vex") > > > + (set_attr "mode" "")]) > > Similar for this one and all those patterns below. > > That's great! Thanks for the review! > Now rewrite it without unspec and use float_extend for new define_insn. Ok. > > Thanks > Lingling > > -- BR, Hongtao