From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-eopbgr60062.outbound.protection.outlook.com [40.107.6.62]) by sourceware.org (Postfix) with ESMTPS id 9CD7C3944437 for ; Tue, 17 Mar 2020 15:58:05 +0000 (GMT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9JxXXbvbC91fuTX/IUoKxqSQUEU8SbXajeMqw4wpafo=; b=UXA7hB5YLsMdnt3pCdGlVnTHWl/iy9haa8b9C0/FmiS7d59nKt1aTaXiqwgOxgJjHhxkdTsA+E20Va3OJb+DtvAy9w/4x/QHJs32ZGa8R9jNmxgbfRIAm4BTq/4hsXbjqT3u04zJeVOGmJjVkK3Q13/78W1ls2L6FGOkghh+CZQ= Received: from AM3PR07CA0137.eurprd07.prod.outlook.com (2603:10a6:207:8::23) by DB6PR08MB2855.eurprd08.prod.outlook.com (2603:10a6:6:24::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2814.13; Tue, 17 Mar 2020 15:58:04 +0000 Received: from AM5EUR03FT037.eop-EUR03.prod.protection.outlook.com (2603:10a6:207:8:cafe::92) by AM3PR07CA0137.outlook.office365.com (2603:10a6:207:8::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2835.11 via Frontend Transport; Tue, 17 Mar 2020 15:58:03 +0000 Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; gcc.gnu.org; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;gcc.gnu.org; dmarc=bestguesspass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM5EUR03FT037.mail.protection.outlook.com (10.152.17.241) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2814.13 via Frontend Transport; Tue, 17 Mar 2020 15:58:01 +0000 Received: ("Tessian outbound 3a0cbd311638:v42"); Tue, 17 Mar 2020 15:58:00 +0000 X-CR-MTA-TID: 64aa7808 Received: from 145001c7513e.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 82CBCCCC-8A58-46C2-AB5D-79729249B86E.1; Tue, 17 Mar 2020 15:57:55 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 145001c7513e.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 17 Mar 2020 15:57:55 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KsTcSXve3vVdvDRP9iy9HtZ4heQDL2gPzKVDWgzVxJcVXxxAzw+oigP/aXdzR25ZfGoGUPevNKK+s3Y8GDaZ81Ln8hpzBya1Mqaz1DEr2m0X90Hx+8kaqkDS0VV2anjuNJjUMGG14BW1X9GOrMXWepQrjIcZTzMiyOl1fq1XEc9d+F3tq5ZKv/jNW2kbqsFMbVdciG6djnguHO7Lzg4t5Ewb8JzVqyFVicYjmZPIwQsZdHf3mZnNDTabTtz4HeSodNflh8cXMt2wJ0S0kWbUQREz31YKfkGiajD1BnIUYaQnF1qxq5mSc152Eq49Hs9FQiptkMK28Dj0x9nfOusIAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9JxXXbvbC91fuTX/IUoKxqSQUEU8SbXajeMqw4wpafo=; b=e6T+jgCVaRefA+huH6mWO63nWWPAlJ0FiVi7njVmWS8iBbAlmE4kz/D60Mz1BRVMdT8IHEwIcENj4Mrz1z1yqQrIpanHVBbaUcmXmDBOaZvgTaz09RcEMXwl5rB/kSQ2Tsq0QNIsalqEU8ZzPjXGG21M0K6sp1MGvhpuB8eVm3l6uhqehS0qI+Vl4BnFsACfQaIJTRsxqBZWPNFxl/kcXkz/Pze/b9UQN167Prj/VNJ8lzDdYkN9+9I3lJ3NueFjrms3aw1QOrj9DmpBW37aVIskmHXDqgCFh17TlojotzuUYlDtKFRPd/VX2CZlARMswhtRU5ssdIa45M2GCPtfAw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9JxXXbvbC91fuTX/IUoKxqSQUEU8SbXajeMqw4wpafo=; b=UXA7hB5YLsMdnt3pCdGlVnTHWl/iy9haa8b9C0/FmiS7d59nKt1aTaXiqwgOxgJjHhxkdTsA+E20Va3OJb+DtvAy9w/4x/QHJs32ZGa8R9jNmxgbfRIAm4BTq/4hsXbjqT3u04zJeVOGmJjVkK3Q13/78W1ls2L6FGOkghh+CZQ= Received: from DB7PR08MB3002.eurprd08.prod.outlook.com (52.134.111.153) by DB7PR08MB3066.eurprd08.prod.outlook.com (52.134.110.147) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2814.13; Tue, 17 Mar 2020 15:57:54 +0000 Received: from DB7PR08MB3002.eurprd08.prod.outlook.com ([fe80::2c3f:e5d1:183f:4731]) by DB7PR08MB3002.eurprd08.prod.outlook.com ([fe80::2c3f:e5d1:183f:4731%7]) with mapi id 15.20.2814.021; Tue, 17 Mar 2020 15:57:54 +0000 From: Kyrylo Tkachov To: Srinath Parvathaneni , "gcc-patches@gcc.gnu.org" CC: nd Subject: RE: [PATCH v2][ARM][GCC][1/3x]: MVE intrinsics with ternary operands. Thread-Topic: [PATCH v2][ARM][GCC][1/3x]: MVE intrinsics with ternary operands. Thread-Index: AQHV+4vBem6R7QWTVUmhq5kOiUGYXKhM8nDw Date: Tue, 17 Mar 2020 15:57:54 +0000 Message-ID: References: In-Reply-To: Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ts-tracking-id: 4d20839c-4daa-4d48-8144-ed1760076405.0 x-checkrecipientchecked: true Authentication-Results-Original: spf=none (sender IP is ) smtp.mailfrom=Kyrylo.Tkachov@arm.com; x-originating-ip: [80.5.218.175] x-ms-publictraffictype: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: 652678fa-9ba0-4981-2877-08d7ca8bf89c x-ms-traffictypediagnostic: DB7PR08MB3066:|DB7PR08MB3066:|DB6PR08MB2855: x-ms-exchange-transport-forked: True X-Microsoft-Antispam-PRVS: x-checkrecipientrouted: true nodisclaimer: true x-ms-oob-tlc-oobclassifiers: OLM:8273;OLM:8273; x-forefront-prvs: 0345CFD558 X-Forefront-Antispam-Report-Untrusted: SFV:NSPM; SFS:(10009020)(4636009)(396003)(136003)(39860400002)(346002)(376002)(366004)(199004)(316002)(76116006)(7696005)(9686003)(55016002)(966005)(4326008)(53546011)(478600001)(33656002)(8936002)(6506007)(66476007)(64756008)(66556008)(66446008)(5660300002)(66946007)(52536014)(71200400001)(86362001)(81166006)(81156014)(4001150100001)(26005)(8676002)(186003)(2906002)(110136005); DIR:OUT; SFP:1101; SCL:1; SRVR:DB7PR08MB3066; H:DB7PR08MB3002.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: q2dtSxlQY2qzoEJ/KhC+ZPdUIh3Cx2rFs7Vocx2bVtRjNESe/tHhymEyS+L0Zwx40keVdHA14D6oaQz4M0joejYkn/0H+jZrNbrKVt+Phu3+I/hAvm3JfnmKwkm21xo9GY67XdX9j3r4gJzgBolslgTTMxD1sX6gMP73T46mTqMpm5cIY2HQU2Z+NtZQb+UUt15RNJM+92hiq2jA2BDUv6bnNRJu7/twXB93ZEkUXgXyMeFq6ll34jfvtRro3GZqNjwKoABbqiEq9dAKRbkJmOXzwc364ziapRXwLC/2/5AXXf6C3izzH36bCp8Ywg85h9LGly5iXo3TLW+y4JxQYlyXOs2/GBTNO021l7PV1AwhNSCU1NcD4qJ51VP7XR/HEDZG4STeN+xMOamDOJ1NAUJvgK8CaBzDreTgisW8b/KGx7G9D0ku3w3PqEX3NlSNbh2/DiBze3Yb1+ScJYSmFsWRKUJNPv7b/gJm48TVH4qBQ0eJH2MamWZynfNRDsUzVBHHA9X+19Dm4UyryDNyjQ== x-ms-exchange-antispam-messagedata: hPbI/f3nivNJQEl2n28+YPxUUOGxUD1sPMUzHw4rFYywsaqLBMKFe8wBkj8rWiz/hCrD/wc0aEntDdFtv25bbmsaQESrWLYuKRSyxaIg7UXRAjNMs6w2kUd6XWAzH7U1knuXgQqHDNsOiCWL9DfbWg== Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB7PR08MB3066 Original-Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Kyrylo.Tkachov@arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM5EUR03FT037.eop-EUR03.prod.protection.outlook.com X-Forefront-Antispam-Report: CIP:63.35.35.123; IPV:CAL; SCL:-1; CTRY:IE; EFV:NLI; SFV:NSPM; SFS:(10009020)(4636009)(136003)(396003)(346002)(39860400002)(376002)(199004)(46966005)(316002)(52536014)(5660300002)(8936002)(356004)(36906005)(26826003)(186003)(86362001)(6506007)(966005)(336012)(53546011)(2906002)(9686003)(70206006)(4001150100001)(26005)(33656002)(8676002)(478600001)(4326008)(47076004)(70586007)(55016002)(110136005)(81156014)(81166006)(7696005); DIR:OUT; SFP:1101; SCL:1; SRVR:DB6PR08MB2855; H:64aa7808-outbound-1.mta.getcheckrecipient.com; FPR:; SPF:Pass; LANG:en; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; A:1; X-MS-Office365-Filtering-Correlation-Id-Prvs: 829b03a1-0313-4d4d-41d9-08d7ca8bf43f X-Forefront-PRVS: 0345CFD558 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: UACSEh9MoeRJb26sdbM2wZRIJZ1UR66Cjgr2l9fPLvWeHSmsk3MOmWfCxFy92sBsjeFZZck0BcJPJgBXhqO3vUshBRePT35bz6njNQg/ogjsVEWaH2E3oh+UzQ/hiAevNIGkzA2DHhNYgtAInxHKh6CKalL8QDmDtgHmgkzfhq3PGrQG3/Vxve4L35Q7I8Iz3Gjec78oI0RxwI1G+Qdd0iDUcSHn3vj5lnawSKS4eV6X9MDZNw88pQPpeHveVbvm0VvFz4BIw5jEsbTczNgucqLFnXH0JkNW4UdIDx7iX0GWQS5z0icLPsTw/5SXIk9xXOTGMYdpSVur7PoLe+0STVLl+lprQq0bjgMl4UogMolXkRaHIQqvXjW6ituZ+juQqZ69yTPfLD2RkQGZpZIl2T3WTrLr9vX+/TBG+zrIr9D+9Ll/tiVGeG+mdDV35gkw5/nQu8RxwK9S/NsVTvbIND/4hc7Mw2bhjaAg1lLrjVBpHXUGm0VFxFfEZdjxYY1t07MCAlGBY/+BMC31WxECFY8Wm2fGswaOuHMEzpTHl/lz7sg+q+Cyviy7zA+mTztWITYRJ/s/hxrU6UfTQtrQXQ== X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Mar 2020 15:58:01.5682 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 652678fa-9ba0-4981-2877-08d7ca8bf89c X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB6PR08MB2855 X-Spam-Status: No, score=-5.0 required=5.0 tests=DKIM_SIGNED, DKIM_VALID, GIT_PATCH_2, KAM_SHORT, RCVD_IN_DNSWL_NONE, SPF_HELO_PASS, SPF_PASS, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 17 Mar 2020 15:58:07 -0000 Hi Srinath, > -----Original Message----- > From: Srinath Parvathaneni > Sent: 16 March 2020 12:01 > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov > Subject: [PATCH v2][ARM][GCC][1/3x]: MVE intrinsics with ternary operands= . >=20 > Hello Kyrill, >=20 > Following patch is the rebased version of v1. > (version v1) https://gcc.gnu.org/pipermail/gcc-patches/2019- > November/534358.html >=20 > #### >=20 > Hello, >=20 > This patch supports following MVE ACLE intrinsics with ternary operands. >=20 > vabavq_s8, vabavq_s16, vabavq_s32, vbicq_m_n_s16, vbicq_m_n_s32, > vbicq_m_n_u16, vbicq_m_n_u32, vcmpeqq_m_f16, vcmpeqq_m_f32, > vcvtaq_m_s16_f16, vcvtaq_m_u16_f16, vcvtaq_m_s32_f32, > vcvtaq_m_u32_f32, vcvtq_m_f16_s16, vcvtq_m_f16_u16, vcvtq_m_f32_s32, > vcvtq_m_f32_u32, vqrshrnbq_n_s16, vqrshrnbq_n_u16, vqrshrnbq_n_s32, > vqrshrnbq_n_u32, vqrshrunbq_n_s16, vqrshrunbq_n_s32, > vrmlaldavhaq_s32, vrmlaldavhaq_u32, vshlcq_s8, vshlcq_u8, vshlcq_s16, > vshlcq_u16, vshlcq_s32, vshlcq_u32, vabavq_s8, vabavq_s16, vabavq_s32. >=20 > Please refer to M-profile Vector Extension (MVE) intrinsics [1] for more > details. > [1] https://developer.arm.com/architectures/instruction-sets/simd- > isas/helium/mve-intrinsics >=20 > Regression tested on arm-none-eabi and found no regressions. >=20 > Ok for trunk? I've pushed this patch to master for you. Thanks, Kyrill >=20 > Thanks, > Srinath. >=20 > gcc/ChangeLog: >=20 > 2019-10-23 Andre Vieira > Mihail Ionescu > Srinath Parvathaneni >=20 > * config/arm/arm-builtins.c > (TERNOP_UNONE_UNONE_UNONE_IMM_QUALIFIERS): > Define qualifier for ternary operands. > (TERNOP_UNONE_UNONE_NONE_NONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_NONE_UNONE_IMM_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_UNONE_IMM_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_NONE_IMM_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_NONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_IMM_UNONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_NONE_NONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_NONE_IMM_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_NONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_IMM_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_UNONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_UNONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_NONE_NONE_QUALIFIERS): Likewise. > * config/arm/arm_mve.h (vabavq_s8): Define macro. > (vabavq_s16): Likewise. > (vabavq_s32): Likewise. > (vbicq_m_n_s16): Likewise. > (vbicq_m_n_s32): Likewise. > (vbicq_m_n_u16): Likewise. > (vbicq_m_n_u32): Likewise. > (vcmpeqq_m_f16): Likewise. > (vcmpeqq_m_f32): Likewise. > (vcvtaq_m_s16_f16): Likewise. > (vcvtaq_m_u16_f16): Likewise. > (vcvtaq_m_s32_f32): Likewise. > (vcvtaq_m_u32_f32): Likewise. > (vcvtq_m_f16_s16): Likewise. > (vcvtq_m_f16_u16): Likewise. > (vcvtq_m_f32_s32): Likewise. > (vcvtq_m_f32_u32): Likewise. > (vqrshrnbq_n_s16): Likewise. > (vqrshrnbq_n_u16): Likewise. > (vqrshrnbq_n_s32): Likewise. > (vqrshrnbq_n_u32): Likewise. > (vqrshrunbq_n_s16): Likewise. > (vqrshrunbq_n_s32): Likewise. > (vrmlaldavhaq_s32): Likewise. > (vrmlaldavhaq_u32): Likewise. > (vshlcq_s8): Likewise. > (vshlcq_u8): Likewise. > (vshlcq_s16): Likewise. > (vshlcq_u16): Likewise. > (vshlcq_s32): Likewise. > (vshlcq_u32): Likewise. > (vabavq_u8): Likewise. > (vabavq_u16): Likewise. > (vabavq_u32): Likewise. > (__arm_vabavq_s8): Define intrinsic. > (__arm_vabavq_s16): Likewise. > (__arm_vabavq_s32): Likewise. > (__arm_vabavq_u8): Likewise. > (__arm_vabavq_u16): Likewise. > (__arm_vabavq_u32): Likewise. > (__arm_vbicq_m_n_s16): Likewise. > (__arm_vbicq_m_n_s32): Likewise. > (__arm_vbicq_m_n_u16): Likewise. > (__arm_vbicq_m_n_u32): Likewise. > (__arm_vqrshrnbq_n_s16): Likewise. > (__arm_vqrshrnbq_n_u16): Likewise. > (__arm_vqrshrnbq_n_s32): Likewise. > (__arm_vqrshrnbq_n_u32): Likewise. > (__arm_vqrshrunbq_n_s16): Likewise. > (__arm_vqrshrunbq_n_s32): Likewise. > (__arm_vrmlaldavhaq_s32): Likewise. > (__arm_vrmlaldavhaq_u32): Likewise. > (__arm_vshlcq_s8): Likewise. > (__arm_vshlcq_u8): Likewise. > (__arm_vshlcq_s16): Likewise. > (__arm_vshlcq_u16): Likewise. > (__arm_vshlcq_s32): Likewise. > (__arm_vshlcq_u32): Likewise. > (__arm_vcmpeqq_m_f16): Likewise. > (__arm_vcmpeqq_m_f32): Likewise. > (__arm_vcvtaq_m_s16_f16): Likewise. > (__arm_vcvtaq_m_u16_f16): Likewise. > (__arm_vcvtaq_m_s32_f32): Likewise. > (__arm_vcvtaq_m_u32_f32): Likewise. > (__arm_vcvtq_m_f16_s16): Likewise. > (__arm_vcvtq_m_f16_u16): Likewise. > (__arm_vcvtq_m_f32_s32): Likewise. > (__arm_vcvtq_m_f32_u32): Likewise. > (vcvtaq_m): Define polymorphic variant. > (vcvtq_m): Likewise. > (vabavq): Likewise. > (vshlcq): Likewise. > (vbicq_m_n): Likewise. > (vqrshrnbq_n): Likewise. > (vqrshrunbq_n): Likewise. > * config/arm/arm_mve_builtins.def > (TERNOP_UNONE_UNONE_UNONE_IMM_QUALIFIERS): Use the > builtin qualifer. > (TERNOP_UNONE_UNONE_NONE_NONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_NONE_UNONE_IMM_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_UNONE_IMM_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_NONE_IMM_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_NONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_IMM_UNONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_NONE_NONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_NONE_IMM_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_NONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_IMM_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_UNONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_UNONE_UNONE_UNONE_UNONE_QUALIFIERS): Likewise. > (TERNOP_NONE_NONE_NONE_NONE_QUALIFIERS): Likewise. > * config/arm/mve.md (VBICQ_M_N): Define iterator. > (VCVTAQ_M): Likewise. > (VCVTQ_M_TO_F): Likewise. > (VQRSHRNBQ_N): Likewise. > (VABAVQ): Likewise. > (VSHLCQ): Likewise. > (VRMLALDAVHAQ): Likewise. > (mve_vbicq_m_n_): Define RTL pattern. > (mve_vcmpeqq_m_f): Likewise. > (mve_vcvtaq_m_): Likewise. > (mve_vcvtq_m_to_f_): Likewise. > (mve_vqrshrnbq_n_): Likewise. > (mve_vqrshrunbq_n_s): Likewise. > (mve_vrmlaldavhaq_v4si): Likewise. > (mve_vabavq_): Likewise. > (mve_vshlcq_): Likewise. > (mve_vshlcq_): Likewise. > (mve_vshlcq_vec_): Define RTL expand. > (mve_vshlcq_carry_): Likewise. >=20 > gcc/testsuite/ChangeLog: >=20 > 2019-10-23 Andre Vieira > Mihail Ionescu > Srinath Parvathaneni >=20 > * gcc.target/arm/mve/intrinsics/vabavq_s16.c: New test. > * gcc.target/arm/mve/intrinsics/vabavq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabavq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabavq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabavq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabavq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtaq_m_s16_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtaq_m_s32_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtaq_m_u16_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtaq_m_u32_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtq_m_f16_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtq_m_f16_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtq_m_f32_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vcvtq_m_f32_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrshrnbq_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqrshrunbq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vshlcq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vshlcq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vshlcq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vshlcq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vshlcq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vshlcq_u8.c: Likewise.