From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.20]) by sourceware.org (Postfix) with ESMTPS id 807F23857711 for ; Fri, 11 Aug 2023 07:41:05 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 807F23857711 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1691739665; x=1723275665; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=Jne1EskEio3/Vdlc1gkZWopP6AMRb2SRKgpfhx7mq9U=; b=Zoo9GzPgxh6/4EKwenK2T98dg0WTF8dotAcSP6w2Hhy1Bw9iHFMKEZOP 7pW7lTfcA2pc8cSxFye/OJPGO3cMG3bvZKflVoolbIAr1gnEXbPwogg26 B/c6Z5xRgCvIr54qMZ67g/nyqMY1zMN3GcQ8slKXekao8AWtFRoayWZ3v cabG3R5nDU7qcyUfLM/HRT88HmkypKHLYXQExkQq6QDmvgNkDYWBQqcRK L69Y+xYn68vr+MXKeqw2C+pywZLecbTm6V9QdshUdAP2plw3tKfPQO/w8 EgwlGNxlaTzSx6/Y1rsFe2fruZOhTJL0Bd+5H8+VTTPF7GZmGv+YJVlI+ w==; X-IronPort-AV: E=McAfee;i="6600,9927,10798"; a="361757664" X-IronPort-AV: E=Sophos;i="6.01,164,1684825200"; d="scan'208,217";a="361757664" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Aug 2023 00:41:04 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10798"; a="767587804" X-IronPort-AV: E=Sophos;i="6.01,164,1684825200"; d="scan'208,217";a="767587804" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by orsmga001.jf.intel.com with ESMTP; 11 Aug 2023 00:41:04 -0700 Received: from fmsmsx611.amr.corp.intel.com (10.18.126.91) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Fri, 11 Aug 2023 00:41:03 -0700 Received: from fmsmsx602.amr.corp.intel.com (10.18.126.82) by fmsmsx611.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Fri, 11 Aug 2023 00:41:03 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27 via Frontend Transport; Fri, 11 Aug 2023 00:41:03 -0700 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (104.47.59.170) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.27; Fri, 11 Aug 2023 00:41:03 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=O3oUJCG9tPJNbS3148Go5627FtrwlulYbs88jRF1vWOv2yTGMpwX7CpNWOUHGonq9giUoNr1B4gnHOkhECq3he+yepNKC3325vtqzy7MUQSjnQ/2WrNbPYv4bxxaUA4unRxl6JqRXC+VhSsLZxu2dUQPfhjRPPaj8cDXQb08VDD7/BUUUmEaO53f2/VumVzXgKLofFB5UzDMZiFWr3S+Fd7q4WvoGWu4Cp3DM9tON5kzjGbkcfgyXVkHGwqCp6UTd6TiUIGkEYjb02vKdwdMpKe3ikNLUKtjIimlKw7nhECExGkpwWz7xGut+K4fAKSHRAaDi9EZHmZn3esFw6TqKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=L+WsU7zL+ecnJuQNwtN2OrSLOCz5cS8BvMnbtAr+15s=; b=TnPtQVdMfvN0fxVvXWfjlVHl4GNJwJq5VOA1lnvgH2/13xIFOBmOvFkhboRbSLhI1eJTbtsZIN3uTi81cgcHrv2VijH1mKQA6wW7D7X1GkfHfo21kt7WnyLBCboWLz4NPvB5GFdMrBKAz3+rtaJ4//MoK2Y1doYrJpeW/BSNgmwzXOk27ALyiCEYuU6prnKsxnhUkuAUq+GSvNz1tYfGJiH536ZzuXdW4yaA4m2JRJgdLpNa8eakg2dnk1nkYd9XGDng4T6G8uAJlGlGWzepe55qeliA8o+uQL9MY41ApWj8dEMgLU56kqkBb/8MhQvkPYIQ2mdqTnqv1LwdIawmZQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by SA1PR11MB6663.namprd11.prod.outlook.com (2603:10b6:806:257::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6652.30; Fri, 11 Aug 2023 07:40:55 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476%4]) with mapi id 15.20.6652.029; Fri, 11 Aug 2023 07:40:55 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: jeffreyalaw , "Wang, Yanzhang" , kito.cheng Subject: RE: [PATCH v1] RISC-V: Support RVV VFNMSAC rounding mode intrinsic API Thread-Topic: [PATCH v1] RISC-V: Support RVV VFNMSAC rounding mode intrinsic API Thread-Index: AQHZzBhSp47pRLftOU2Ka65GUJHhRq/ks1T5gAACwCA= Date: Fri, 11 Aug 2023 07:40:55 +0000 Message-ID: References: <20230811055429.3654604-1-pan2.li@intel.com> <98038878E12D12BA+2023081115293027121320@rivai.ai> In-Reply-To: <98038878E12D12BA+2023081115293027121320@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|SA1PR11MB6663:EE_ x-ms-office365-filtering-correlation-id: 56282deb-9ca5-4695-6abd-08db9a3e4bc9 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: Ev1YJaFbSA68/yO0mOElOYMllusszu5oOYF44hkrIRw84t8vlAIlhoIc2Z+ft/IogOZktxT34CTtoH8eswRNJPtmLGjaj4Thr9hAf/RSvnqL6j0EoW30s5oQNnXUx7LyvNt+nkcUqAO6bCr/KW6gyaEtuVSdb4eZ/WPa+GlF496oIBHr24VMzCWj1LDKn8CHp4N5ScIC+SWLSGPr2GmhRJODtKIHNLcWWrftuUhi59wVIRV2P2m9q40zMof54ZGt45pwup4UJItQeSt3kjODP1sBSBh2K2qbVGKyFrUoJppKJAjTkxcpAVC33EkYdUiDpT7GgR+upOGgjvycPgG/ESaFLu7ACEJDAmQIjXo4E5bWrtRt8cOvB99Um/vyXG0y6atFHZhiPLuHbW/qXDpzbMSrMYd9aidJuhtIn7KiRn/LC8bZ0Mw1+zCSIizZ7REJ+j2zsjR9xLUrEwxbWD5cVKGt9p6QEeJFmWyyrhJOkPNbDvdFrRtabJvSBZ9YQmrwMsBtJBbVo+yVXAUN2rPuViA40dzcxzOnEeSAJ/oYi6E2IEK8CBj98JH089ODncPkIbKdUiKvUQl8I3GhfbhRAxvOIwyLh6v8wv3PNBP1EVo= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(346002)(396003)(376002)(39860400002)(136003)(366004)(1800799006)(186006)(451199021)(7696005)(110136005)(71200400001)(9686003)(54906003)(478600001)(2906002)(26005)(53546011)(6506007)(66476007)(4326008)(66946007)(66446008)(76116006)(316002)(64756008)(5660300002)(8676002)(52536014)(41300700001)(66556008)(38070700005)(8936002)(38100700002)(86362001)(33656002)(55016003)(122000001)(82960400001)(84970400001)(559001)(579004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?/fzOPMlqocqm2fjXfVFKWtvZE2BbNdpJb21mnbfcogzDo+o/nTtXi2kYgodT?= =?us-ascii?Q?+voxVWeYfHP2Kb9wZRgUw3Ii5QHTAQVkNYH76FrbeVFa4I6yge+jHwy3Qhfy?= =?us-ascii?Q?xixsg0WL5ViOnpkl1yz6OK6O4yRdxHNc8o8KrsbO66yFR5OTHYQSwzcEhInC?= =?us-ascii?Q?tQyyDLu8mOKxOMyMvoBJ0CJGbJ06TvFPWXKUU9Uhhhd9DmEsLN86+WkpwEg1?= =?us-ascii?Q?pzx7/qsKvCPUXXS8233Iin7y7GpjGwn4WNGmHC8b3/3QGmhqlREgYUf3j515?= =?us-ascii?Q?bysoYm/yLQJE4NU4rA27a4voeIU0Spgu9J6cf58DxUCO5xpv9SkVk3R61ryf?= =?us-ascii?Q?Jz+kZ+pFtTHKQv39ER6R3UH5WDfh8KSc8M+HcQFIbTgARTyjekTLPDO3eQfO?= =?us-ascii?Q?4tx2p9akhpYxGw2pzpQibwyuCUDe3oH60Fw4wKYyVMs45WRZ3sZsUJF4sM52?= =?us-ascii?Q?OHxdodZnZrzs00oAjWY3OaK5YIwRlz9DTgofk0PJcE6x6E0fnS19SaqddUCQ?= =?us-ascii?Q?Rqgvuak+uSGMb1iuc08RKAEbBNGdDZmMDH/haEY4VYIV44CMih6rDjt3J9tF?= =?us-ascii?Q?Jp+qQDZ+5+hVDRFXTynz5/WVi/WjceZWcgMwA4xY0zQsG6aTHL1tPfD/7xx0?= =?us-ascii?Q?wz73BuPvbxnHQy23G3Tjbkw2IBHSmoszYiyjq5cwTrGf+CxWj4Xehtu94ZjX?= =?us-ascii?Q?CzasXEBUP2CP5F3HF+EXExFcj8Rd9l0uUornYCmQFWaviRO218sPW6rlnwZT?= =?us-ascii?Q?6+qZlDmoZyvEXrXick9EKpcTVKBIhFHDS02copJS7+Fmv8493wI6Y4H/bdL1?= =?us-ascii?Q?mqGxTAr57SPtZSRr/kXTEb2eLVyJbCQh3U3r8VqtmdC5kQkCjBoyoRx/Mbl3?= =?us-ascii?Q?iY8cslI/TYkDMW6TRW8k+9p8nKG3qi21TwSmvJ72mkBVymPSCByNnthy+Q7a?= =?us-ascii?Q?T6ARxEdwFVQniiTteHu+TAfEFsEMhY9M3vbB9GHceB69lzIxlsB52U7yVQp+?= =?us-ascii?Q?sAKAaT8ma/tQyLr/2hJR044xRwtXE+6MJyr0qv1hR8LJ3boqw6zu3m+lrjVE?= =?us-ascii?Q?B6ilNA7h/587boNl5gYSFyivzvxMAFnlMF8Yfxj+t8Vvc1u3zKde4j0PK3dX?= =?us-ascii?Q?WVqWZq18P15xIWZPYtc13xAGNbi4OGo4w0iiXWt4fb9FWtqxl/g0Lo7TlWVi?= =?us-ascii?Q?lLsaV+aX0v8yvv9qRP67H+HKDZaSMmRPKcSayM5EyoNjvgT2GTPIUxfRIZbr?= =?us-ascii?Q?igF3+kVqTiluEgZrosrVSODmO+YtaOwP5gZOtEfhfWVugSqL0sOCu6fyl4Ed?= =?us-ascii?Q?uZ0L50g8CrATJTIkqC83vTl62pznRfFTvy/JFF3F8oZBi8Imgxi9/iUVXQWe?= =?us-ascii?Q?HgpqEh2MuVUEZomIhq7ZpaLcP7vCh6NfitZ9s2JVroaJabhG0GhEhyhqGtcv?= =?us-ascii?Q?hadEzKCSU2shj90c9pboP9771lIk5G/TX3XdEm7sRv/eInb7ykIG//ikv0uH?= =?us-ascii?Q?c9aDaXE64O6MKewgwkMfRMyEGLgwHtqZDzOkZGsSVSErx1jVG2iU73OpYhVm?= =?us-ascii?Q?qb0sr3tR4XM0msKsgg9SxxbMJtHZ7u5Tc876sCPY?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB59080C0CA2A2375B3B32A0B1A910AMW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 56282deb-9ca5-4695-6abd-08db9a3e4bc9 X-MS-Exchange-CrossTenant-originalarrivaltime: 11 Aug 2023 07:40:55.2681 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: ec+6G+415bOXnSDe31A5kUhhev0Qd3i3QcsknkgSOFiaUiPSNL3++gWXoiB5bYBln9hc/osBX8wULYlhx6uH8w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR11MB6663 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_SHORT,RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB59080C0CA2A2375B3B32A0B1A910AMW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Committed, thanks Juzhe. Pan From: juzhe.zhong@rivai.ai Sent: Friday, August 11, 2023 3:30 PM To: Li, Pan2 ; gcc-patches Cc: jeffreyalaw ; Li, Pan2 ; Wang= , Yanzhang ; kito.cheng Subject: Re: [PATCH v1] RISC-V: Support RVV VFNMSAC rounding mode intrinsic= API LGTM ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2023-08-11 13:54 To: gcc-patches CC: juzhe.zhong; jeffreyalaw; pan2.li; yanzhang.wang; kito.cheng Subject: [PATCH v1] RISC-V: Support RVV VFNMSAC rounding mode intrinsic API From: Pan Li > This patch would like to support the rounding mode API for the VFNMSAC for the below samples. * __riscv_vfnmsac_vv_f32m1_rm * __riscv_vfnmsac_vv_f32m1_rm_m * __riscv_vfnmsac_vf_f32m1_rm * __riscv_vfnmsac_vf_f32m1_rm_m Signed-off-by: Pan Li > gcc/ChangeLog: * config/riscv/riscv-vector-builtins-bases.cc (class vfnmsac_frm): New class for vfnmsac frm. (vfnmsac_frm_obj): New declaration. (BASE): Ditto. * config/riscv/riscv-vector-builtins-bases.h: Ditto. * config/riscv/riscv-vector-builtins-functions.def (vfnmsac_frm): New function definition. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/float-point-nmsac.c: New test. --- .../riscv/riscv-vector-builtins-bases.cc | 25 ++++++++++ .../riscv/riscv-vector-builtins-bases.h | 1 + .../riscv/riscv-vector-builtins-functions.def | 2 + .../riscv/rvv/base/float-point-nmsac.c | 47 +++++++++++++++++++ 4 files changed, 75 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmsa= c.c diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.cc b/gcc/config/r= iscv/riscv-vector-builtins-bases.cc index 8d3970b28db..60c6e16f6ae 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.cc +++ b/gcc/config/riscv/riscv-vector-builtins-bases.cc @@ -424,6 +424,29 @@ public: } }; +/* Implements below instructions for frm + - vfnmsac +*/ +class vfnmsac_frm : public function_base +{ +public: + bool has_rounding_mode_operand_p () const override { return true; } + + bool has_merge_operand_p () const override { return false; } + + rtx expand (function_expander &e) const override + { + if (e.op_info->op =3D=3D OP_TYPE_vf) + return e.use_ternop_insn ( + true, code_for_pred_mul_neg_scalar (PLUS, e.vector_mode ())); + if (e.op_info->op =3D=3D OP_TYPE_vv) + return e.use_ternop_insn ( + true, code_for_pred_mul_neg (PLUS, e.vector_mode ())); + + gcc_unreachable (); + } +}; + /* Implements vrsub. */ class vrsub : public function_base { @@ -2186,6 +2209,7 @@ static CONSTEXPR const widen_binop_frm vfwmul_f= rm_obj; static CONSTEXPR const vfmacc vfmacc_obj; static CONSTEXPR const vfmacc_frm vfmacc_frm_obj; static CONSTEXPR const vfnmsac vfnmsac_obj; +static CONSTEXPR const vfnmsac_frm vfnmsac_frm_obj; static CONSTEXPR const vfmadd vfmadd_obj; static CONSTEXPR const vfnmsub vfnmsub_obj; static CONSTEXPR const vfnmacc vfnmacc_obj; @@ -2424,6 +2448,7 @@ BASE (vfwmul_frm) BASE (vfmacc) BASE (vfmacc_frm) BASE (vfnmsac) +BASE (vfnmsac_frm) BASE (vfmadd) BASE (vfnmsub) BASE (vfnmacc) diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.h b/gcc/config/ri= scv/riscv-vector-builtins-bases.h index ca8a6dc1cc3..28eec2c3e99 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.h +++ b/gcc/config/riscv/riscv-vector-builtins-bases.h @@ -162,6 +162,7 @@ extern const function_base *const vfwmul_frm; extern const function_base *const vfmacc; extern const function_base *const vfmacc_frm; extern const function_base *const vfnmsac; +extern const function_base *const vfnmsac_frm; extern const function_base *const vfmadd; extern const function_base *const vfnmsub; extern const function_base *const vfnmacc; diff --git a/gcc/config/riscv/riscv-vector-builtins-functions.def b/gcc/con= fig/riscv/riscv-vector-builtins-functions.def index 51a14e49075..c84e052c1a9 100644 --- a/gcc/config/riscv/riscv-vector-builtins-functions.def +++ b/gcc/config/riscv/riscv-vector-builtins-functions.def @@ -355,6 +355,8 @@ DEF_RVV_FUNCTION (vfnmacc_frm, alu_frm, full_preds, f_v= vvv_ops) DEF_RVV_FUNCTION (vfnmacc_frm, alu_frm, full_preds, f_vvfv_ops) DEF_RVV_FUNCTION (vfmsac_frm, alu_frm, full_preds, f_vvvv_ops) DEF_RVV_FUNCTION (vfmsac_frm, alu_frm, full_preds, f_vvfv_ops) +DEF_RVV_FUNCTION (vfnmsac_frm, alu_frm, full_preds, f_vvvv_ops) +DEF_RVV_FUNCTION (vfnmsac_frm, alu_frm, full_preds, f_vvfv_ops) // 13.7. Vector Widening Floating-Point Fused Multiply-Add Instructions DEF_RVV_FUNCTION (vfwmacc, alu, full_preds, f_wwvv_ops) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmsac.c b/= gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmsac.c new file mode 100644 index 00000000000..c3089234272 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmsac.c @@ -0,0 +1,47 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3 -Wno-psabi" } */ + +#include "riscv_vector.h" + +typedef float float32_t; + +vfloat32m1_t +test_riscv_vfnmsac_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmsac_vv_f32m1_rm (vd, op1, op2, 0, vl); +} + +vfloat32m1_t +test_vfnmsac_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t = op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmsac_vv_f32m1_rm_m (mask, vd, op1, op2, 1, vl); +} + +vfloat32m1_t +test_vfnmsac_vf_f32m1_rm (vfloat32m1_t vd, float32_t op1, vfloat32m1_t op2, + size_t vl) { + return __riscv_vfnmsac_vf_f32m1_rm (vd, op1, op2, 2, vl); +} + +vfloat32m1_t +test_vfnmsac_vf_f32m1_rm_m (vfloat32m1_t vd, vbool32_t mask, float32_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmsac_vf_f32m1_rm_m (mask, vd, op1, op2, 3, vl); +} + +vfloat32m1_t +test_riscv_vfnmsac_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmsac_vv_f32m1 (vd, op1, op2, vl); +} + +vfloat32m1_t +test_vfnmsac_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmsac_vv_f32m1_m (mask, vd, op1, op2, vl); +} + +/* { dg-final { scan-assembler-times {vfnmsac\.v[vf]\s+v[0-9]+,\s*[fav]+[0= -9]+,\s*v[0-9]+} 6 } } */ +/* { dg-final { scan-assembler-times {frrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrmi\s+[01234]} 4 } } */ -- 2.34.1 --_000_MW5PR11MB59080C0CA2A2375B3B32A0B1A910AMW5PR11MB5908namp_--