From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) by sourceware.org (Postfix) with ESMTPS id C88903858284 for ; Thu, 8 Feb 2024 01:41:18 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org C88903858284 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org C88903858284 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=198.175.65.11 ARC-Seal: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1707356482; cv=pass; b=GE8zGJ7ITYmglb5tYVN/M68Y7rILFl2Bd6N5v8DIRbHHnHgCmuCBjprj3/wTgVYHqfGU2eRdduenGsLuUtOpTT4mahmeGSz2H9EyHkfYwsp7sGNsAqwYkMqPlPgaFMo6sR7NNLSatGDOp0xPulZOzKZrcCUUJULe/T+CkzqY5N8= ARC-Message-Signature: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1707356482; c=relaxed/simple; bh=REffRUc2+XUUzgHa0pNldOIJMEtUI4pAo/QjaCZqye0=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=EFM4gZD3yICb4Cu/e1fgfpTvXPdi4/qPVhfCmwwODXV8Yur7TA3hzTbBIZRMs6SJThdJD6TgJdTuA6Zb4ZyrmoGzdacA65EzCP69WJGTiUkTf0DqUUXq2NuTihPlhDnyoRflMbc8PG1rqFQFesG+pghe4DFIWEW+WxjkKVY8z5w= ARC-Authentication-Results: i=2; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1707356479; x=1738892479; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=REffRUc2+XUUzgHa0pNldOIJMEtUI4pAo/QjaCZqye0=; b=P5aw+T/whlrdMT5adlIHfE1HmhZUQMVX+iPYz+bHieV0knn21Yj0H3+s VUfcil3Ua+GVhdqPuN5G64n1BXfNzQcMz8R3Nywrq4WXGpzLOM97KVVQS Sypvt+QC9lwvwaJeDpCHjrpO/qGnhvsaujZIJcvFjhMq0ETg1/zEBZOPo V3G79U2FEg2TDmgVWku0V+cMU+iG22lLOapn+Fe7Q+vux2Uw8I/hIL9eP h6bwXRXmTmydk0GsXO4WlyKQwk0fW4Le0w63wfgnP+I3GXN+3Jh8kifMM 0OpMjHOfzoEpApcOkOtsr3uURuASl0Zj+4IFRxrG9cePiAwSz1W3nWvr+ w==; X-IronPort-AV: E=McAfee;i="6600,9927,10977"; a="11701145" X-IronPort-AV: E=Sophos;i="6.05,252,1701158400"; d="scan'208,217";a="11701145" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Feb 2024 17:41:17 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.05,252,1701158400"; d="scan'208,217";a="1518964" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by fmviesa007.fm.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 07 Feb 2024 17:41:17 -0800 Received: from orsmsx603.amr.corp.intel.com (10.22.229.16) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 7 Feb 2024 17:41:16 -0800 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Wed, 7 Feb 2024 17:41:16 -0800 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.101) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Wed, 7 Feb 2024 17:41:16 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ka+mCIn/d1N7abIvDS6rLq58KxaxJ3/FBxGZP1MqV4DcVRh3bR0DsDA/uASPl+NktRDXo2Y3nVPOElUzbjxbFxrgYm0JePsfL1+oKQE/O9KsXg/rAcG6wC4iFFTGkQmzn1VeBY8cXF5A6A09jStmt0L6iyLxhf1IjAaEueZz4ZcPKklnFt7wIcHzkWuaVcKG95zLqfMWn6VZDZtR9K5msjQc3l/csM4A5cmO8Iirpy3hlbKO5hyY2xDh5uvBpJVXH9zXmK2sxep75aSKZjCQlRrrBwA2SvNespH4UEWk6LkKuMqA/RtEYK++ZxPwbIqHxiAeMpxmeoABoCgRT5Zg1Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NvZFckMq96Gz/49CHobMjzi3ekFIaWneu/MhuKh2N8s=; b=UM7mMaXZ9HL4WzlXnnfvlrTgN/F8ENDYqJ+9qtPUMtLtD7divnrAEhO7QhI+t2ZC3r7646oZsY79ZhP5pVs+1+U96mrbBKmREEDjGLGkmjqZAkCHt8lVexGHTdZFnKRXA1pW23Md5q/0EPJoxfQ2dRJZ+j/y0sRt2BqUo/lmotroiMoRox3f7NvSkadYYkziPCCRec51QcazJq7mIr1sfuBF2NBERXPxP3rk+Plseq+Dwzxw7/qmYTiwfEKgPEaGj/eKeo2Kgti3u60uoibcI0bYu+iBb3yUF+2DEazJueeiZhlxlU/+FedCE7j5Imc6D7sySFIVk3LrVb87kDmdJQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by SJ1PR11MB6276.namprd11.prod.outlook.com (2603:10b6:a03:455::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7249.36; Thu, 8 Feb 2024 01:41:14 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::b976:c625:8249:e34e]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::b976:c625:8249:e34e%7]) with mapi id 15.20.7249.037; Thu, 8 Feb 2024 01:41:14 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: "Wang, Yanzhang" , kito.cheng Subject: RE: [PATCH v1] RISC-V: Bugfix for RVV overloaded intrinsic ICE in function checker Thread-Topic: [PATCH v1] RISC-V: Bugfix for RVV overloaded intrinsic ICE in function checker Thread-Index: AQHaWaf56hH3Go7Qr0iZAaAWgRlZ+bD+q7UjgAD/xQA= Date: Thu, 8 Feb 2024 01:41:14 +0000 Message-ID: References: <20240207092756.4134886-1-pan2.li@intel.com> <2B74B8CA2F430BCD+202402071821231957540@rivai.ai> In-Reply-To: <2B74B8CA2F430BCD+202402071821231957540@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|SJ1PR11MB6276:EE_ x-ms-office365-filtering-correlation-id: d078290e-2b23-4eec-b741-08dc2847092f x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: y9Y+lfknlhCxIQVPKh3jUz7Nbf07ALGh3P235CfIxSGDnm+mPldaAcym/LNRwL6SvNtLXUj+ERYXNhhDcjdxFVAsGUTh4qUYtytTr8bIrWMi1dxjd60mw1j6J0Uy+VaOhEqw+5vbZq3gbZCcs9xSFArgi6X0TjuOo/0cRHjD6RuRqkCA6oWnjRirOw0WacjJ9DhL00wXomCr9CsfcbzjJsCCiUaXBz6tZBiDBChEYvOGsV6Jf5K97/sJXK8wyJJ8HpRgZQp0o5iifmFEYwa/oJYJF/SnUrJA/GlU6RugDlPdiKDnIvC+BFPAXreAz0AkestmZXdRfJfflH5vxFvctM07sISE43F9rKg8V+2ZSrH4lm5CZ7skWGZL++mWMfedEhpCbYNuaWKUHFLqcfdhe4ZDClSxt9mliAMPTefGSHSF64LOuBmWBv2GN1qEZW0KZ6SqWnmYn/lVTLmOm48O0MK0ISEy5b1WgP3t8PNrmXtX9U129M/XxnUlkmly4POnJz1ECPaknKLj3Dc1zg/HjNkegSkqDmS0jqMhEyW/mcs0z49LlWrjymqMoF4IvGBAihSfYUjEpzP/6GaHpi2PoYf9r+tRtcGdM3sOkEVYS7o= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(136003)(39860400002)(366004)(346002)(396003)(376002)(230922051799003)(64100799003)(186009)(1800799012)(451199024)(66446008)(41300700001)(76116006)(66556008)(66946007)(316002)(52536014)(8936002)(8676002)(4326008)(86362001)(6506007)(5660300002)(33656002)(478600001)(9686003)(7696005)(53546011)(64756008)(26005)(66476007)(54906003)(110136005)(38070700009)(71200400001)(83380400001)(2906002)(122000001)(84970400001)(55016003)(82960400001)(38100700002)(559001)(579004);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?Th+klHDi1zH74uqlY09sFNEjfMG64W9c9y4/OzVlxhFV6PK5U9qTqN9RpUWs?= =?us-ascii?Q?FIiK6bive43ANT6Si5r7X2ce6OqOSbKX7WdGGyMzY5CJZqTFXS9O4FhoMHey?= =?us-ascii?Q?c/d7H89pNLBPr+JWaLeeYaFzrGPprAbzKiqYMOTwcD1rUPT+JR/PB9KgHGko?= =?us-ascii?Q?S7rJ1JY9ba4YCc64cLj0e+G17LHa9ac4p0VDUZAPHdUKxBVEvRHo7+F1DSNc?= =?us-ascii?Q?ZDjPW+mjeF8HvGQnyD9UbpUo5JXMzj14F0l889sOxazzhAf74wwRQxadgIkB?= =?us-ascii?Q?jGlCfvz/uDBEs6LypL9U0ttaiu1HCnJc632KYBGdNJ7cJJDHuxjj4YTarTS0?= =?us-ascii?Q?k6gi3Ee/PdkhdaWIQgNhHiBRzkKZfkdpqU/QBljpsDlb/dODNvwdwzOY9l+F?= =?us-ascii?Q?IYkhBkdGRvGyv4QxSCf4/Y4oumK27ByzgYt035y6i65XMulRzxogggbSdL0O?= =?us-ascii?Q?QAi0LU6IOomNiOhOlWuTXMrrgLFbcavt1Hl1s8NSMVKMaLwQuyQY0lgBZOWp?= =?us-ascii?Q?mRUNkSGxgGght89ZEamypW+rg0O6ANU0oOPs/O1cvGWhpqG/YWLXrSF1ZU0w?= =?us-ascii?Q?155xT6L54Hm/1axqUoOJHSgHce8cRoxg4UZzwubFvuHk2O51exnkMDzUh7s+?= =?us-ascii?Q?Uv0q/JfYp+FWPF+EkcCFyEB+devcwlObYVcvOWtyNn4R+d4ERxTFkY9v0sK2?= =?us-ascii?Q?c41PgIKbH1NbgyUflYc2Vi8s4jgXaUziG8/s4lqmBq2g+DhZCM8LpmvYFqbg?= =?us-ascii?Q?iB4phhJZR2wuorlChoWroL0+LwfP9qJWYfmQEgOKDhXxPiVCmVM4ov4SaNjf?= =?us-ascii?Q?wh8J2RHBpA8UzRNxXje3NYHdIWYNWfTiKSgbVfy6ZeWEa6eZe9k4+nN2wCuz?= =?us-ascii?Q?IdJltrujGNaazm1KMmhao9uCGPyWTGGr4FoHLMLwx7PhJZyIdvqwcMATp+aW?= =?us-ascii?Q?cHmQHw3RjNqLmVM8m5K/m6crQYROc30w7wVIrogU4hYpD2tucdRn8Jf8/LF0?= =?us-ascii?Q?SwzGkpPT3oCper8uAGMmdrGk+Ze4n2olFWELq+9zLdC8+gyxZjVPcSJ2zFaw?= =?us-ascii?Q?qmz0Ox1ylBUcENyZQngOcswkaiJO4UCqOZs7T2fpBoIp50n/PS80+Xs3TvUK?= =?us-ascii?Q?wYTMEExE4nIGRta6YE1vl6sXQBdCldcTEJ/DVxJTArI8CqAOT4BO1spUnAJs?= =?us-ascii?Q?d9az7U3PPOMcylhbO7qjxcL5zGQHDWRwEPKVVYeg3ZP8Ns5bMkE2c+c63Nar?= =?us-ascii?Q?XUXSZd/5xCOcGCRl+XfaYu6WoeNvndkcAc5QaOeI+cbUM7RskXXuz+AWrGh0?= =?us-ascii?Q?BVLbRjGLy6AFaQ+leYQLhxtgj6vhy90iX40j/K+gcFWxLCykbo0d01LiI6tl?= =?us-ascii?Q?lw1+7ad/WlJYsEWkHQknsoJQLhCy71XMPSl3E+6x2jWoRxchGtelvYEaQbYY?= =?us-ascii?Q?4TQDD0WgJJNdBN4jgOiOktYBFsPrmnnEppdReJ+OeMm/uggX/8g5X4tbEmTa?= =?us-ascii?Q?AmSpGJupm3QDa/heI1V3rrma/IG2WwbrOUAx0RzX9vqmLjrLX6zi8X3ObK1q?= =?us-ascii?Q?zD/gGBMPRAnSdnncCKg=3D?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB590810A411A25AECF985A425A9442MW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: d078290e-2b23-4eec-b741-08dc2847092f X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Feb 2024 01:41:14.1323 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 28SM515+VICldGZElWDFB/ZvJSi4Y9NwGbvAI0SILseLhaGHys5EfWaKd5cHGUuo2GcZ8bv+FFKwpu6XIUlp0g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ1PR11MB6276 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_SHORT,SPF_HELO_NONE,SPF_NONE,TXREP,T_SCC_BODY_TEXT_LINE,WEIRD_PORT autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB590810A411A25AECF985A425A9442MW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable I think it relates to the location of frm args. For example, we use below t= o get the operand index. And then pass to function_checker. unsigned int frm_num =3D c.arg_num () - 2; Unfortunately, the function checker treat argno as unsigned, thus we need t= o ensure that c.arg_num () is not less than 2 for avoiding overflow. Pan From: juzhe.zhong@rivai.ai Sent: Wednesday, February 7, 2024 6:21 PM To: Li, Pan2 ; gcc-patches Cc: Li, Pan2 ; Wang, Yanzhang ;= kito.cheng Subject: Re: [PATCH v1] RISC-V: Bugfix for RVV overloaded intrinsic ICE in = function checker Why is it 2 not 1 or other value ? ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2024-02-07 17:27 To: gcc-patches CC: juzhe.zhong; pan2.li; yanzhang.wang; kito.cheng Subject: [PATCH v1] RISC-V: Bugfix for RVV overloaded intrinsic ICE in func= tion checker From: Pan Li > There is another corn case when similar as below example: void test (void) { __riscv_vaadd (); } We report error when overloaded function with empty args. For example: test.c: In function 'foo': test.c:8:3: error: no matching function call to '__riscv_vaadd' with empty = args 8 | __riscv_vaadd (); | ^~~~~~~~~~~~~~~~~~~~ Unfortunately, it will meet another ICE similar to below after above message. The underlying build function checker will have zero args and break some assumption of the function checker. For example, the count of args is not less than 2. ice.c: In function 'foo': ice.c:8:3: internal compiler error: in require_immediate, at config/riscv/riscv-vector-builtins.cc:4252 8 | __riscv_vaadd (); | ^~~~~~~~~~~~~ 0x20b36ac riscv_vector::function_checker::require_immediate(unsigned int, long, long) const .../__RISC-V_BUILD__/../gcc/config/riscv/riscv-vector-builtins.cc:4= 252 0x20b890c riscv_vector::alu_def::check(riscv_vector::function_checker&) con= st .../__RISC-V_BUILD__/../gcc/config/riscv/riscv-vector-builtins-shap= es.cc:387 0x20b38d7 riscv_vector::function_checker::check() .../__RISC-V_BUILD__/../gcc/config/riscv/riscv-vector-builtins.cc:4= 315 0x20b4876 riscv_vector::check_builtin_call(unsigned int, vec, .../__RISC-V_BUILD__/../gcc/config/riscv/riscv-vector-builtins.cc:4= 605 0x2069393 riscv_check_builtin_call .../__RISC-V_BUILD__/../gcc/config/riscv/riscv-c.cc:227 Below test are passed for this patch. * The riscv regression tests. PR target/113766 gcc/ChangeLog: * config/riscv/riscv-vector-builtins-shapes.cc (struct alu_def): Make sure the c.arg_num is >=3D 2 before checking. (struct build_frm_base): Ditto. (struct narrow_alu_def): Ditto. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/pr113766-1.c: Add new cases. Signed-off-by: Pan Li > --- .../riscv/riscv-vector-builtins-shapes.cc | 17 +++++++++++++---- .../gcc.target/riscv/rvv/base/pr113766-1.c | 16 ++++++++++++++++ 2 files changed, 29 insertions(+), 4 deletions(-) diff --git a/gcc/config/riscv/riscv-vector-builtins-shapes.cc b/gcc/config/= riscv/riscv-vector-builtins-shapes.cc index 8e90b17a94b..c5ffcc1f2c4 100644 --- a/gcc/config/riscv/riscv-vector-builtins-shapes.cc +++ b/gcc/config/riscv/riscv-vector-builtins-shapes.cc @@ -383,7 +383,10 @@ struct alu_def : public build_base /* Check whether rounding mode argument is a valid immediate. */ if (c.base->has_rounding_mode_operand_p ()) { - if (!c.any_type_float_p ()) + /* Some invalid overload intrinsic like below will have zero for + c.arg_num (). Thus, make sure arg_num is big enough here. + __riscv_vaadd () will make c.arg_num () =3D=3D 0. */ + if (!c.any_type_float_p () && c.arg_num () >=3D 2) return c.require_immediate (c.arg_num () - 2, VXRM_RNU, VXRM_ROD); /* TODO: We will support floating-point intrinsic modeling rounding mode in the future. */ @@ -411,8 +414,11 @@ struct build_frm_base : public build_base { gcc_assert (c.any_type_float_p ()); - /* Check whether rounding mode argument is a valid immediate. */ - if (c.base->has_rounding_mode_operand_p ()) + /* Check whether rounding mode argument is a valid immediate. + Some invalid overload intrinsic like below will have zero for + c.arg_num (). Thus, make sure arg_num is big enough here. + __riscv_vaadd () will make c.arg_num () =3D=3D 0. */ + if (c.base->has_rounding_mode_operand_p () && c.arg_num () >=3D 2) { unsigned int frm_num =3D c.arg_num () - 2; @@ -679,7 +685,10 @@ struct narrow_alu_def : public build_base /* Check whether rounding mode argument is a valid immediate. */ if (c.base->has_rounding_mode_operand_p ()) { - if (!c.any_type_float_p ()) + /* Some invalid overload intrinsic like below will have zero for + c.arg_num (). Thus, make sure arg_num is big enough here. + __riscv_vaadd () will make c.arg_num () =3D=3D 0. */ + if (!c.any_type_float_p () && c.arg_num () >=3D 2) return c.require_immediate (c.arg_num () - 2, VXRM_RNU, VXRM_ROD); /* TODO: We will support floating-point intrinsic modeling rounding mode in the future. */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr113766-1.c b/gcc/tes= tsuite/gcc.target/riscv/rvv/base/pr113766-1.c index bd4943b0b7e..fd674a8895c 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr113766-1.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr113766-1.c @@ -82,4 +82,20 @@ test () __riscv_vfredosum (); /* { dg-error {no matching function call t= o '__riscv_vfredosum' with empty args} } */ __riscv_vfredosum_tu (); /* { dg-error {no matching function call t= o '__riscv_vfredosum_tu' with empty args} } */ + + __riscv_vaadd (); /* { dg-error {no matching function call t= o '__riscv_vaadd' with empty args} } */ + + __riscv_vaaddu (); /* { dg-error {no matching function call t= o '__riscv_vaaddu' with empty args} } */ + + __riscv_vadc (); /* { dg-error {no matching function call t= o '__riscv_vadc' with empty args} } */ + + __riscv_vnmsac (); /* { dg-error {no matching function call t= o '__riscv_vnmsac' with empty args} } */ + + __riscv_vnsrl (); /* { dg-error {no matching function call t= o '__riscv_vnsrl' with empty args} } */ + + __riscv_vfnmadd (); /* { dg-error {no matching function call t= o '__riscv_vfnmadd' with empty args} } */ + + __riscv_vfwsub_vv (); /* { dg-error {no matching function call t= o '__riscv_vfwsub_vv' with empty args} } */ + + __riscv_vfwredosum (); /* { dg-error {no matching function call t= o '__riscv_vfwredosum' with empty args} } */ } -- 2.34.1 --_000_MW5PR11MB590810A411A25AECF985A425A9442MW5PR11MB5908namp_--