From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.65]) by sourceware.org (Postfix) with ESMTPS id C402B3858C27 for ; Fri, 4 Aug 2023 06:03:37 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org C402B3858C27 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1691129017; x=1722665017; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=UUGtXLBHkjMXKnFTzIQaGvtg88S0u19QdXEJPdgRpQA=; b=g3kWqci2gOP8hulccfGA+HetzDSG0a4hPLjodNtX7fzhzaV2Yt4cYTOz 1CTU64FWH7fUuoKcaLh9FxDtRXFsuYSmHOlX/8mzp50lFoADA8zc0Hxec +FRwaUGwJVNFIQziEmGxeDg3YNmD83mGENHpWQs3oEhsGtJTCNo07FmQH iIW27whm5dB/87Aavbp6rQDM2YHmiYIikVD1SzseJQiGI4QpsDr23PGu2 tBNbPUzKOmNSbReJ/nD3iN83BJZtHmFFn2ks+RpfPZJ7TuDYgGVsJYoI8 gs+r+/XBRt3iarCjMvFzGmt62Ivv82BRm1RAfJPxCPfb0NMYIAwQB+c0l g==; X-IronPort-AV: E=McAfee;i="6600,9927,10791"; a="373721135" X-IronPort-AV: E=Sophos;i="6.01,254,1684825200"; d="scan'208,217";a="373721135" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Aug 2023 23:03:35 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10791"; a="679783479" X-IronPort-AV: E=Sophos;i="6.01,254,1684825200"; d="scan'208,217";a="679783479" Received: from fmsmsx603.amr.corp.intel.com ([10.18.126.83]) by orsmga003.jf.intel.com with ESMTP; 03 Aug 2023 23:03:35 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx603.amr.corp.intel.com (10.18.126.83) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Thu, 3 Aug 2023 23:03:35 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Thu, 3 Aug 2023 23:03:34 -0700 Received: from fmsedg602.ED.cps.intel.com (10.1.192.136) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27 via Frontend Transport; Thu, 3 Aug 2023 23:03:34 -0700 Received: from NAM04-DM6-obe.outbound.protection.outlook.com (104.47.73.46) by edgegateway.intel.com (192.55.55.71) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.27; Thu, 3 Aug 2023 23:03:34 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=W81ZizyGrSkhCYH5KlQXvAE+08uv4IAU9H6C7vVrTMRY0t3s7wVk6PX37DI5msqzJv3RaGj93hXL9/k3C8HG0kooPLKyOx2LKujYIwf5nGx5diqLNL8YWzwWn2AQnQczNL3HqubI7L01o70rXWt78pSeBhYhEujnc8MTks20PAqSJoBK1TnnnlfV6n25HpkTVRk/PG9XKclt/9slx68GByC1wBb6VlI65DZw6d1jz0vca4mANTvqgI734XzL1zihv/PTF5XyBoxZY/qSKGToFPjDR0n8k6dCuPa+BUwSATOghlZTnTgOWyE+QwdhmTtUvbUOGM40ZCLzuePyugFmtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2zAQC8A1BYNmCOxENKKjLB58KKD7vZr4gGsXgTEbppk=; b=D71qUCIj/U5rQ1y1/Ol7rnBH1bbMpqaeFX0rdBTYBas7nT/ByKXKgF3Hv/+f66PC2YjCzRA9i4pzsZmIxoumlr1dOUheswHmDE9GAgscoHoMpSqMQNKqnt0AAuKQRFpQAIFK6oHEWi5Q7zXFEbRJnzPStyvMzAw2K+1JJojbgQXUfhYgC1eX82Lv7xlwor67O+vwudohTjxAFzTqRPwUpyknKxxbe70izeGXhzqAEoAlS2lcslbdKd0k0dhZ8iR754fn4AaY93B1nUorEOEG5q7H1tgzN+kph8lonSn89AJOWBCD39frOSSMmriHFoCT7syvXZkXUgpLcwYLWVGUQQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by SJ2PR11MB8450.namprd11.prod.outlook.com (2603:10b6:a03:578::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6631.47; Fri, 4 Aug 2023 06:03:32 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476%4]) with mapi id 15.20.6652.021; Fri, 4 Aug 2023 06:03:32 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: Kito.cheng , "Wang, Yanzhang" Subject: RE: [PATCH v1] RISC-V: Support RVV VFMSAC rounding mode intrinsic API Thread-Topic: [PATCH v1] RISC-V: Support RVV VFMSAC rounding mode intrinsic API Thread-Index: AQHZxn+grsNibNxTQkOHp6dTQtSJDa/ZoRfbgAAEpZA= Date: Fri, 4 Aug 2023 06:03:32 +0000 Message-ID: References: <20230804025848.327107-1-pan2.li@intel.com> <31C7A4BFA2CB37BB+2023080413460094854465@rivai.ai> In-Reply-To: <31C7A4BFA2CB37BB+2023080413460094854465@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|SJ2PR11MB8450:EE_ x-ms-office365-filtering-correlation-id: ead5b663-92e7-4027-14c4-08db94b08812 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: QSR+bzh1dtDKfN5d/keNGJgTpUhZTCOyLqIpwJVdQXxzCYsPYeEBugOxQCD9SaUNrpa5g1WoOa2avr8q6cnjuHnCSLy2Iiujb6XqfzFaE/P7aFgXRA8jXAYNnR/V7cXfCLV7toyONgExMKT9U3BgQna6i/VkOsNaIihZZRAazUr2fFHl+9UlWST2XTTUflKFYxJkASBpYpDcPNGzXIngDJpUMUSxWGo2Q/qiVxyZa1HfJTX+m5lA2RAnPcRX8cObfp/NuxRa4Z066h4meetC87FvR/2IBooqi3R6FcSskO1F6auYzFCdY701QHjatsOGMv3GffNXMIdTIIOOnYppQPNwMDj+P+sqvgBhmnfaNAPRvt/PkbASAc9bHReIgNErst5aFV9hVXmW5G6MvyqP8qU/nPis7hbC9BH4qd+dJWdszANP6u0L/cqYMIYn5lio+S3PP6tzAPzrY5RDXkw/5K2qSikFdPM9/CfoOWrFZEqTH/E8xLI/UWMWPBmSbm/HaY6GU1p5c1iGUzu2SjY+gX8taMvmb0gKwYw+XiCxvJ6wclat8t3OI/VBK7Y8NHkHTMGzpveZdKn+QVkXOtnD1Q7Zfr5rErPXG4/Gsnpq324= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(366004)(136003)(396003)(39860400002)(376002)(346002)(1800799003)(451199021)(186006)(53546011)(107886003)(8676002)(26005)(6506007)(66476007)(2906002)(316002)(76116006)(4326008)(66946007)(5660300002)(66446008)(64756008)(66556008)(8936002)(41300700001)(7696005)(71200400001)(52536014)(9686003)(110136005)(478600001)(54906003)(55016003)(38100700002)(82960400001)(122000001)(33656002)(86362001)(38070700005)(84970400001)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?V+yP1X/HQ+1SPEID8rs90f+d63Q+2bE1PGuae0eRGr/46xcGvybNlVA1fOqE?= =?us-ascii?Q?3sCfGWAGbLZ5h7OBi0KbWSrjImmqSeEXFMA1L1DDR74SY5SFLAyWoeLXssqS?= =?us-ascii?Q?AOEIBgOrpyI2igG/T5zhvlT90YirGQ4qfg/u/qz5Yt2YQ7dTlbz9Yq5n1wwe?= =?us-ascii?Q?ONk7qFYJfn/x6eNSf8kJHC1TKPMUC26wXmvrxIfQyKj5dHr+ufgtPeZMf6oV?= =?us-ascii?Q?YKcxFgFX9UInDTKO89Yqa5WS2veTXWtf/l4Eiqo1aCKKUDbTTBJnvbYDlVfJ?= =?us-ascii?Q?xS+JI/Smbi5brMSzDX8T2KuJjevLYjEY9nZRs6ONhbbs4dNWjRx2N7RGdqHF?= =?us-ascii?Q?HmQvP/2DQ3jmgzFdFBNEFeRYv1QVNP9+SKiUE++sBILPwMowfJrcYcDgNIrl?= =?us-ascii?Q?PGMERstzfFIOhkn1G9pJl0WRLw+dqmMgNxD7WiO00f6MaIF3iXI3J1Wxb5WV?= =?us-ascii?Q?eLLOUasQcoQhmqLabFTuFIPKJp+FwgDQfDKtjLxShQDTlVqzwavNjB7ZHyUr?= =?us-ascii?Q?AKBOeoVRzKlY7em0gQ5jzdA1M/6vkbudlQg95muBI9gStjrC3KbSa0DIjxe0?= =?us-ascii?Q?6iDsiUlx/Fb9KIMWLhf/9rjcGEQy0tuwJqcmTikoaom3pogn5wbAZR2ALjqg?= =?us-ascii?Q?7NR9noOHg4gfNAqF45HtP5BXcoLFaljLfS1zAghPAHuHjue5lkOyU9vqTOpv?= =?us-ascii?Q?5+copORTL0ninrtiEUAFNKxdoVg7TtJlLXesawaQoSTvv+I+3pNy93NX2yTR?= =?us-ascii?Q?HceiRNh886TpfDZ7M8V9o9KgWHpHxVIJuMqqqgBtX0singbWeaOBm41Tkmqc?= =?us-ascii?Q?H2QfSz3rMhLDAdv21zrFO2EVNrY/bG0Fs3KkeeZfwnLDVbKWAHKus5TPcT/v?= =?us-ascii?Q?ocq5Zqwv0qLdvsqikqqcFis1sP5MaLKPqdJIJHgKuHJ0i3JZ4T7N85WrEdph?= =?us-ascii?Q?3xNO5aPaiaNuHk3AAYVQUCrtll4gI4M4yRVynEx7pDaEEbEu+/HgjDysbDFA?= =?us-ascii?Q?v27fMEWZBoDDSSeuIHc4RMuLf5KRiW4oVANPH+IUKvUiWGt9Ts3N0/+BlG7J?= =?us-ascii?Q?R8dQFmmBQNCQl4LDm9Lnh5o2JlwWqvH1oUtg06RWvILRZOiZ+/bDHFTFapuY?= =?us-ascii?Q?2ik9/RqxyEOnImZWvmqG38EKgrWLE1Q+HQ+EOd8KKE1vY02dA3i/epq/FErh?= =?us-ascii?Q?5YfkOXFRz9mpV1LmnITjeGaI/mTU7skU3V2kYLZiOAE+WEPeDQdp4gvsA3pw?= =?us-ascii?Q?Z46Piv3kAk5+Wpv4MbpaNrHYllwa/T3+7l+e8MWIuZC4Ot0KtUISXMrCJq9n?= =?us-ascii?Q?4ku0id2GkyoBE0KBlON0BJpC3MWYkLdVhJPtAFU6Eoc60ok+nzRi2x5DqkqP?= =?us-ascii?Q?OJ//u7MnGErXW+JLf7135JUIu1JCKezImokuPLYRw71YqZkq3IydId5yO9so?= =?us-ascii?Q?pIiUqmNZuidCiMJhdzeTHKeyR5bCmnm6xqCWodZ4SxdaQc5JqJwKY8D81cyQ?= =?us-ascii?Q?lxGqziOAbFTHriese9vZ6oNSw51nlBpYqVmW3lzmqlx90eSDez3kip8QzpK0?= =?us-ascii?Q?571eKSvKKXirbBr/pvk=3D?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB59081798F9EDA60D2D62EFBFA909AMW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: ead5b663-92e7-4027-14c4-08db94b08812 X-MS-Exchange-CrossTenant-originalarrivaltime: 04 Aug 2023 06:03:32.0870 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: c1eY6WX1yUIy6qBAR1BHiHm9B3WIGAf5lYypv5hydS7KaInOPuR+oW0082lEiwpe81imdthxSX5GY+1ahY4tLA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR11MB8450 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_SHORT,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB59081798F9EDA60D2D62EFBFA909AMW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Committed, thanks Juzhe. Pan From: juzhe.zhong@rivai.ai Sent: Friday, August 4, 2023 1:46 PM To: Li, Pan2 ; gcc-patches Cc: Kito.cheng ; Li, Pan2 ; Wang,= Yanzhang Subject: Re: [PATCH v1] RISC-V: Support RVV VFMSAC rounding mode intrinsic = API ok ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2023-08-04 10:58 To: gcc-patches CC: juzhe.zhong; kito.cheng; pan2.li; yanzhang.wang Subject: [PATCH v1] RISC-V: Support RVV VFMSAC rounding mode intrinsic API From: Pan Li > This patch would like to support the rounding mode API for the VFMSAC for the below samples. * __riscv_vfmsac_vv_f32m1_rm * __riscv_vfmsac_vv_f32m1_rm_m * __riscv_vfmsac_vf_f32m1_rm * __riscv_vfmsac_vf_f32m1_rm_m Signed-off-by: Pan Li > gcc/ChangeLog: * config/riscv/riscv-vector-builtins-bases.cc (class vfmsac_frm): New class for vfmsac frm. (vfmsac_frm_obj): New declaration. (BASE): Ditto. * config/riscv/riscv-vector-builtins-bases.h: Ditto. * config/riscv/riscv-vector-builtins-functions.def (vfmsac_frm): New function definition. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/float-point-single-multiply-sub.c: New test. --- .../riscv/riscv-vector-builtins-bases.cc | 24 ++++++++++ .../riscv/riscv-vector-builtins-bases.h | 1 + .../riscv/riscv-vector-builtins-functions.def | 2 + .../base/float-point-single-multiply-sub.c | 47 +++++++++++++++++++ 4 files changed, 74 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/float-point-sing= le-multiply-sub.c diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.cc b/gcc/config/r= iscv/riscv-vector-builtins-bases.cc index 1d4a5a18bf9..e73051bbd89 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.cc +++ b/gcc/config/riscv/riscv-vector-builtins-bases.cc @@ -401,6 +401,28 @@ public: } }; +/* Implements below instructions for frm + - vfmsac +*/ +class vfmsac_frm : public function_base +{ +public: + bool has_rounding_mode_operand_p () const override { return true; } + + bool has_merge_operand_p () const override { return false; } + + rtx expand (function_expander &e) const override + { + if (e.op_info->op =3D=3D OP_TYPE_vf) + return e.use_ternop_insn ( + true, code_for_pred_mul_scalar (MINUS, e.vector_mode ())); + if (e.op_info->op =3D=3D OP_TYPE_vv) + return e.use_ternop_insn ( + true, code_for_pred_mul (MINUS, e.vector_mode ())); + gcc_unreachable (); + } +}; + /* Implements vrsub. */ class vrsub : public function_base { @@ -2168,6 +2190,7 @@ static CONSTEXPR const vfnmsub vfnmsub_obj; static CONSTEXPR const vfnmacc vfnmacc_obj; static CONSTEXPR const vfnmacc_frm vfnmacc_frm_obj; static CONSTEXPR const vfmsac vfmsac_obj; +static CONSTEXPR const vfmsac_frm vfmsac_frm_obj; static CONSTEXPR const vfnmadd vfnmadd_obj; static CONSTEXPR const vfmsub vfmsub_obj; static CONSTEXPR const vfwmacc vfwmacc_obj; @@ -2405,6 +2428,7 @@ BASE (vfnmsub) BASE (vfnmacc) BASE (vfnmacc_frm) BASE (vfmsac) +BASE (vfmsac_frm) BASE (vfnmadd) BASE (vfmsub) BASE (vfwmacc) diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.h b/gcc/config/ri= scv/riscv-vector-builtins-bases.h index 247074d0868..ca8a6dc1cc3 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.h +++ b/gcc/config/riscv/riscv-vector-builtins-bases.h @@ -167,6 +167,7 @@ extern const function_base *const vfnmsub; extern const function_base *const vfnmacc; extern const function_base *const vfnmacc_frm; extern const function_base *const vfmsac; +extern const function_base *const vfmsac_frm; extern const function_base *const vfnmadd; extern const function_base *const vfmsub; extern const function_base *const vfwmacc; diff --git a/gcc/config/riscv/riscv-vector-builtins-functions.def b/gcc/con= fig/riscv/riscv-vector-builtins-functions.def index 223e8346cd8..8bae7e616ba 100644 --- a/gcc/config/riscv/riscv-vector-builtins-functions.def +++ b/gcc/config/riscv/riscv-vector-builtins-functions.def @@ -352,6 +352,8 @@ DEF_RVV_FUNCTION (vfmacc_frm, alu_frm, full_preds, f_vv= vv_ops) DEF_RVV_FUNCTION (vfmacc_frm, alu_frm, full_preds, f_vvfv_ops) DEF_RVV_FUNCTION (vfnmacc_frm, alu_frm, full_preds, f_vvvv_ops) DEF_RVV_FUNCTION (vfnmacc_frm, alu_frm, full_preds, f_vvfv_ops) +DEF_RVV_FUNCTION (vfmsac_frm, alu_frm, full_preds, f_vvvv_ops) +DEF_RVV_FUNCTION (vfmsac_frm, alu_frm, full_preds, f_vvfv_ops) // 13.7. Vector Widening Floating-Point Fused Multiply-Add Instructions DEF_RVV_FUNCTION (vfwmacc, alu, full_preds, f_wwvv_ops) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-single-mul= tiply-sub.c b/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-single-mu= ltiply-sub.c new file mode 100644 index 00000000000..8fee552dd30 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-single-multiply-s= ub.c @@ -0,0 +1,47 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3 -Wno-psabi" } */ + +#include "riscv_vector.h" + +typedef float float32_t; + +vfloat32m1_t +test_riscv_vfmsac_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmsac_vv_f32m1_rm (vd, op1, op2, 0, vl); +} + +vfloat32m1_t +test_vfmsac_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t o= p1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmsac_vv_f32m1_rm_m (mask, vd, op1, op2, 1, vl); +} + +vfloat32m1_t +test_vfmsac_vf_f32m1_rm (vfloat32m1_t vd, float32_t op1, vfloat32m1_t op2, + size_t vl) { + return __riscv_vfmsac_vf_f32m1_rm (vd, op1, op2, 2, vl); +} + +vfloat32m1_t +test_vfmsac_vf_f32m1_rm_m (vfloat32m1_t vd, vbool32_t mask, float32_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmsac_vf_f32m1_rm_m (mask, vd, op1, op2, 3, vl); +} + +vfloat32m1_t +test_riscv_vfmsac_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmsac_vv_f32m1 (vd, op1, op2, vl); +} + +vfloat32m1_t +test_vfmsac_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmsac_vv_f32m1_m (mask, vd, op1, op2, vl); +} + +/* { dg-final { scan-assembler-times {vfmsac\.v[vf]\s+v[0-9]+,\s*[fav]+[0-= 9]+,\s*v[0-9]+} 6 } } */ +/* { dg-final { scan-assembler-times {frrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrmi\s+[01234]} 4 } } */ -- 2.34.1 --_000_MW5PR11MB59081798F9EDA60D2D62EFBFA909AMW5PR11MB5908namp_--