From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga03.intel.com (mga03.intel.com [134.134.136.65]) by sourceware.org (Postfix) with ESMTPS id 80FA53858C78 for ; Thu, 2 Mar 2023 15:01:38 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 80FA53858C78 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1677769298; x=1709305298; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=qqiWSzG73xMc9coULZc3EuLHt6PjfFkohScAcfy4gHY=; b=T2SgjsGpmsHkcyK0xNSWoYf0k/PqEETjnh0oyJUyEiwHRNNDc0+A79u6 MlxAuskWJ9lK+Ik7YDMSve2HwRFsiRVSzUPLg52VCIWoJ/qlnPeSjZZW1 b3DBOQrn/Tum4nzynEar4xu+gI+4c5QSrgNzfd6qPJCsboiBJUMMZBypx mOA6ny1mqFZLvaU90AMSSW/UbNUzoRyEuIZt76QrR47BmmoTH+/guRfAg gCmwNFxrGGzCuI2Pu2wCISEgw48cMRfPnm6GiFEUyTAl0rnvp5mpAOE83 dRDOHuYMLwxeMjE4/I8knT2DEvrccf0i7EwTNUoRCSzvwHFH9btgxKxyZ Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10637"; a="337051065" X-IronPort-AV: E=Sophos;i="5.98,228,1673942400"; d="scan'208";a="337051065" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Mar 2023 06:46:20 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10637"; a="668279575" X-IronPort-AV: E=Sophos;i="5.98,227,1673942400"; d="scan'208";a="668279575" Received: from orsmsx601.amr.corp.intel.com ([10.22.229.14]) by orsmga007.jf.intel.com with ESMTP; 02 Mar 2023 06:46:19 -0800 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Thu, 2 Mar 2023 06:46:19 -0800 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Thu, 2 Mar 2023 06:46:19 -0800 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Thu, 2 Mar 2023 06:46:19 -0800 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (104.47.57.175) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.21; Thu, 2 Mar 2023 06:46:18 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=j0zLeSH7Bp6C0I1+kY9mF5vGqc7R6WCzusH6+BIqkxMy1Tv5wLvSCSdxlEVji8vhBW09rqkyLyt4X2jHMhtvGGWnwbTLK3DTefDkoemFNCF8NGxFDVO6EVwMB6+kfl8mbvSqZGmyQ8UqvxMP8BpyPE2iehaxQjwD4UukgK+TSQB5lFnbLFNYTqqt3IfSQLKa1JbgwDAD4Qf730TwQYMqQ87eMLrsVibVCRyhzRzWVPNof0BcsYeTKw+DsWOE8HdH9enwicuMHGlsW76ODeobAiyzqxT/W2oH29DssnvafE/gcpbpHs+ITxLJIHjjGRfm/+98t+cYRSL1lAEqkzayYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=jv+ALuIqobgUciGIVhEcOQ1krskJqOj5TK5asoj8Rlo=; b=RE2sv7gVIgE/hHCHNFFI7Xj2rfbYYmVa98PsVlL93nlY0edzekYG+X3IArQDdO8d8rKBIKLmUBWmC/NTRaeibo0cVwPme7P3cMDFeH4HwXvq4XXU0tl0QGp7jFuhq8RHod2gVaGrzwLiRC5Qox+1ux6Q4yf5KI4fs8BKx4htqB+Mhw1JYoS55EnrZ/4Cl5O/9jv7yLHn4xk9Vw3Oiq7vtHGHWVPqembFRD/AVd1EBxujYPsq9WY4dysR1mQOh/747uDJwMWmXLfcJ8HJacmVlRjkxn1k8p+XPzDwhVsP45xXvPrUXDpFnJI0ZrQezUtLhOHBVrgEx52yXpqvGkUVmQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by SJ0PR11MB5645.namprd11.prod.outlook.com (2603:10b6:a03:3b9::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6156.19; Thu, 2 Mar 2023 14:46:16 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719%8]) with mapi id 15.20.6134.030; Thu, 2 Mar 2023 14:46:16 +0000 From: "Li, Pan2" To: Richard Sandiford CC: "gcc-patches@gcc.gnu.org" , "juzhe.zhong@rivai.ai" , "kito.cheng@sifive.com" , "rguenther@suse.de" Subject: RE: [PATCH v2] RISC-V: Bugfix for rvv bool mode precision adjustment Thread-Topic: [PATCH v2] RISC-V: Bugfix for rvv bool mode precision adjustment Thread-Index: AQHZTMulGilusx36E0e85FwsUTAq167nS4sngABBVkA= Date: Thu, 2 Mar 2023 14:46:16 +0000 Message-ID: References: <20230302055538.730932-1-pan2.li@intel.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|SJ0PR11MB5645:EE_ x-ms-office365-filtering-correlation-id: 0c23d90a-e931-4f73-8922-08db1b2ce097 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: JmGY5kr0z3rD5/xsujaawvXlHAi2N/rsZxRfCX597XHgzFVe12GAOMhsHke4zK4THbYsJcDgxgCUId9nz4FkYtowtJHJ7JCqTDKxcVBCHp3S4ck9SoL7zgHSYp186x2iqttknoKful7eT/Q6B5WWy53VH4unbcGjwoYQPntNX+DlUrB0Nl9A4sjbpyZG4tGWt91Yw0LcbCCvQi3PffuQcp651nPptpUjN+lvtmBVAebUEaldKstVGws43gTgguSqPEuT66GEi4tJkA1cjzrdzOn581cDapLh1bwTalegiYra9kl/05bUq3/npJbJjb6FS6IaZTDVAY8NQcMuZEsNh2V+1edmKKUYE+bbCdVY2//gOMvn56+mmEbg+V1441Vhdf6s0lUrLDl0zgkm14bLzUwU6++38UDY7xRNV/L7Bf5fir4i9MICW+ozWgg/BUJwwlpSQk0UtqlBFAGHS+WC17rC0MhyGSzEvk6HImQrepG1s+QwQjmjIE0SLyZ9nhcQVoL8ZKoXi+L4SqWp4zXYMUCP+X91LkmVNKmDieu6W1MnL8DqRSD2ngLTDhj/cmPEqoNCx17ZhR14AowM+B1XkA5HsrjvNhD0Q4Q8BIqMWPRowmJ66gVIEhLh28LiN3pk7bDGOJIiUxOSbqiL1fZzCdInMjgomRbGz9RUSb6fhZ02RuxTChG60djKfZzPK2jU x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230025)(376002)(39860400002)(136003)(346002)(366004)(396003)(451199018)(33656002)(53546011)(6506007)(186003)(9686003)(26005)(54906003)(316002)(41300700001)(6916009)(30864003)(64756008)(66946007)(8676002)(2906002)(4326008)(66446008)(76116006)(7696005)(52536014)(82960400001)(478600001)(5660300002)(8936002)(122000001)(71200400001)(38100700002)(86362001)(55016003)(38070700005)(66476007)(83380400001)(66556008)(84970400001)(559001)(579004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?T0r7a8Pa8B8KAUYLJk61ncBuo/9cwrxoyBv1mqByVXE8EHB0eCYXGPpNYaXL?= =?us-ascii?Q?cAkcTBTWuha8XQyrq2/W0EPkQ2o5pitzxMMO86yiIoHj8umLn37nM/skGb9W?= =?us-ascii?Q?DizT7zqTKoxDfzHlWkFoIVYjGXagZj5Q6vD7gLoXqteSSHm2HmWmr5dpTzHr?= =?us-ascii?Q?OkmAeglRR+eF9ydBqW10gPkpIC5tStKqRwyJFZWtfOwIocr4uGFYb8Wwrq9w?= =?us-ascii?Q?yO35+h5pES80/7jwK5/sz6r0hADYqHCnZxORkYxkxaLQaFRD6E2bbbFKhA1B?= =?us-ascii?Q?/CKqUiYxT4L1q9asSazEVL/g7BJpStNGpXYYd7nykOvYmVVOAJyvhKuAg5ma?= =?us-ascii?Q?77yHXRNigBLrrVgM9NCsyH9zl4fv586ftmCSxSlBQflkiMLkzp+XUa1Kvu6s?= =?us-ascii?Q?unhuG6gRU6o47nv4SWREXHE1YWfoCxUiRLxDZglSR53ABz3zwAf4HiiJLeUF?= =?us-ascii?Q?CByl64NqOnZiniCJNCWLm5RU039VhC8p341ZBkyu9RYmoy7FJlmF3DSX9FPd?= =?us-ascii?Q?Ai52KhBX10R88rQcf6Ovq76XToTicHqIomVNlnxi8EQYBadnLjpmw8q/wL6a?= =?us-ascii?Q?bbCrhAQlc4+3JAvGdSFVFyeXnMUtLpbwcOZFbfgpBbeieq+iUay+ecCT1/hA?= =?us-ascii?Q?8oIlcryqBFEdeteOz4MFbgGIkfN5/YpxYAogLeJEPCNqW7fzjS15prOLkY4b?= =?us-ascii?Q?Of5OICvhDWaLBWRe1vBDvz7YaoGgQC7nfy8pV5PlhTi09DRCpqDnVg5g7DaU?= =?us-ascii?Q?+tY3Qxvv9ulAPLRljFT0E1n09zwhvAXgvUzhgWEtXyXq87m3g4JiXhS0WVHB?= =?us-ascii?Q?C1za2Rubk5ptkB44h0Zw6MlrwvlXg+z9MfDSU02YSQoaLuTt2f8pFY7t6XXp?= =?us-ascii?Q?phuWD4k/vtHMRt0IqIPAjPFNOQs6v2e3/7PcdjRDJtrHUTkFOlOJAEDBak3x?= =?us-ascii?Q?lbLAEma/WUwUSJuav59xPozAmYiCGeAYkrx0nodRd1icpLZHrLhudmo2jX9Z?= =?us-ascii?Q?YBo6HVKvsh4PzCe8hgZLT69LhpmVNpEQfKi+MiaZi9GnnSfngNR2imy0aXNy?= =?us-ascii?Q?kkhGUsMWydzjQbEp+KJWDrnupgiL6htchYTJgjWZcv3bOqfX6gqfiOVGX6c/?= =?us-ascii?Q?o/rg5AZFXEPVP/Axt2Q1dSjiMVu8Wt7NqQ4tHzt2NPabFQEENXvUAhvtXGxr?= =?us-ascii?Q?GeMKbMg+IIdDk7iPePp996uWXshtHTk29BmeTeN6eZnO0SVPNJ/nu8aSz/VT?= =?us-ascii?Q?mlzJlzHFxexkNS3POQdeIA2uzjIx46UfbhwKmBhHH3d+jHyzqM8CRtfxOuM3?= =?us-ascii?Q?oWdONL2axH5le7t5FqZ5PTlq6WudtpNRPeyVZFhORM1fdUUb2a0XvYw0tQFj?= =?us-ascii?Q?EFGfPev1BPEowtzJT1wijz83VihTrTe5dugJC0lQKIlkIqLRn2Arq+rpb5FG?= =?us-ascii?Q?mzlugllaf7FEGCmp2ZJ0FRuNMSCtGaC/pKH2PFf118obZb/aK9+AMGuiSgt6?= =?us-ascii?Q?Oi0iaiLmK6hftvW0mCjeYP3TCuiahjekBCK9nPWGCYaWXv0VB887a6SWPQxk?= =?us-ascii?Q?1y2iER9R4CWc4qKxVnsfElq9uahxYd7Y+RxNAGeL?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0c23d90a-e931-4f73-8922-08db1b2ce097 X-MS-Exchange-CrossTenant-originalarrivaltime: 02 Mar 2023 14:46:16.3283 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: Y+Oq/UTPS1MBmOIt/kWJdczzoZ+BdP7WKdVgI7j2owzFZU14BnhF4yW3RdBMamj4QLNIKDF1Ju3j4YrDWQNU+Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR11MB5645 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-9.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,KAM_SHORT,SCC_10_SHORT_WORD_LINES,SCC_20_SHORT_WORD_LINES,SCC_35_SHORT_WORD_LINES,SCC_5_SHORT_WORD_LINES,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Oops, looks I missed that part for assertion. Thank you for coaching. Added and tested the below changes at the end of emit_mode_adjustments alre= ady but looks we may have other problems about the size, the precision and = the C types. Looks like I need to hold this PATCH for a while until we have a conclusion= . Feel free to let me know if there is mistake or misleading. +=20 + for_all_modes (c, m) + printf (" gcc_checking_assert (!mode_size[E_%smode].is_constant()" + " || mode_size[E_%smode].coeffs[0] !=3D -1);\n", m->name, m->na= me); + Thank you and have a nice day! Pan -----Original Message----- From: Richard Sandiford =20 Sent: Thursday, March 2, 2023 5:44 PM To: Li, Pan2 Cc: gcc-patches@gcc.gnu.org; juzhe.zhong@rivai.ai; kito.cheng@sifive.com; r= guenther@suse.de Subject: Re: [PATCH v2] RISC-V: Bugfix for rvv bool mode precision adjustme= nt pan2.li@intel.com writes: > From: Pan Li > > Fix the bug of the rvv bool mode precision with the adjustment. > The bits size of vbool*_t will be adjusted to > [1, 2, 4, 8, 16, 32, 64] according to the rvv spec 1.0 isa. The > adjusted mode precison of vbool*_t will help underlying pass to > make the right decision for both the correctness and optimization. > > Given below sample code: > void test_1(int8_t * restrict in, int8_t * restrict out) > { > vbool8_t v2 =3D *(vbool8_t*)in; > vbool16_t v5 =3D *(vbool16_t*)in; > *(vbool16_t*)(out + 200) =3D v5; > *(vbool8_t*)(out + 100) =3D v2; > } > > Before the precision adjustment: > addi a4,a1,100 > vsetvli a5,zero,e8,m1,ta,ma > addi a1,a1,200 > vlm.v v24,0(a0) > vsm.v v24,0(a4) > // Need one vsetvli and vlm.v for correctness here. > vsm.v v24,0(a1) > > After the precision adjustment: > csrr t0,vlenb > slli t1,t0,1 > csrr a3,vlenb > sub sp,sp,t1 > slli a4,a3,1 > add a4,a4,sp > sub a3,a4,a3 > vsetvli a5,zero,e8,m1,ta,ma > addi a2,a1,200 > vlm.v v24,0(a0) > vsm.v v24,0(a3) > addi a1,a1,100 > vsetvli a4,zero,e8,mf2,ta,ma > csrr t0,vlenb > vlm.v v25,0(a3) > vsm.v v25,0(a2) > slli t1,t0,1 > vsetvli a5,zero,e8,m1,ta,ma > vsm.v v24,0(a1) > add sp,sp,t1 > jr ra > > However, there may be some optimization opportunates after > the mode precision adjustment. It can be token care of in > the RISC-V backend in the underlying separted PR(s). > > PR 108185 > PR 108654 > > gcc/ChangeLog: > > * config/riscv/riscv-modes.def (ADJUST_PRECISION): > * config/riscv/riscv.cc (riscv_v_adjust_precision): > * config/riscv/riscv.h (riscv_v_adjust_precision): > * genmodes.cc (ADJUST_PRECISION): > (emit_mode_adjustments): > > gcc/testsuite/ChangeLog: > > * gcc.target/riscv/pr108185-1.c: New test. > * gcc.target/riscv/pr108185-2.c: New test. > * gcc.target/riscv/pr108185-3.c: New test. > * gcc.target/riscv/pr108185-4.c: New test. > * gcc.target/riscv/pr108185-5.c: New test. > * gcc.target/riscv/pr108185-6.c: New test. > * gcc.target/riscv/pr108185-7.c: New test. > * gcc.target/riscv/pr108185-8.c: New test. > > Signed-off-by: Pan Li > --- > gcc/config/riscv/riscv-modes.def | 8 +++ > gcc/config/riscv/riscv.cc | 12 ++++ > gcc/config/riscv/riscv.h | 1 + > gcc/genmodes.cc | 20 +++++- > gcc/testsuite/gcc.target/riscv/pr108185-1.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-2.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-3.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-4.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-5.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-6.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-7.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-8.c | 77 +++++++++++++++++++++ > 12 files changed, 592 insertions(+), 2 deletions(-) create mode=20 > 100644 gcc/testsuite/gcc.target/riscv/pr108185-1.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-2.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-3.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-4.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-5.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-6.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-7.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-8.c > > diff --git a/gcc/config/riscv/riscv-modes.def=20 > b/gcc/config/riscv/riscv-modes.def > index d5305efa8a6..110bddce851 100644 > --- a/gcc/config/riscv/riscv-modes.def > +++ b/gcc/config/riscv/riscv-modes.def > @@ -72,6 +72,14 @@ ADJUST_BYTESIZE (VNx16BI, riscv_vector_chunks *=20 > riscv_bytes_per_vector_chunk); ADJUST_BYTESIZE (VNx32BI,=20 > riscv_vector_chunks * riscv_bytes_per_vector_chunk); ADJUST_BYTESIZE=20 > (VNx64BI, riscv_v_adjust_nunits (VNx64BImode, 8)); > =20 > +ADJUST_PRECISION (VNx1BI, riscv_v_adjust_precision (VNx1BImode, 1));=20 > +ADJUST_PRECISION (VNx2BI, riscv_v_adjust_precision (VNx2BImode, 2));=20 > +ADJUST_PRECISION (VNx4BI, riscv_v_adjust_precision (VNx4BImode, 4));=20 > +ADJUST_PRECISION (VNx8BI, riscv_v_adjust_precision (VNx8BImode, 8));=20 > +ADJUST_PRECISION (VNx16BI, riscv_v_adjust_precision (VNx16BImode,=20 > +16)); ADJUST_PRECISION (VNx32BI, riscv_v_adjust_precision=20 > +(VNx32BImode, 32)); ADJUST_PRECISION (VNx64BI,=20 > +riscv_v_adjust_precision (VNx64BImode, 64)); > + > /* > | Mode | MIN_VLEN=3D32 | MIN_VLEN=3D32 | MIN_VLEN=3D64 | MIN_V= LEN=3D64 | > | | LMUL | SEW/LMUL | LMUL | SEW/LMUL = | > diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc=20 > index f11b7949a49..ac5c2527fde 100644 > --- a/gcc/config/riscv/riscv.cc > +++ b/gcc/config/riscv/riscv.cc > @@ -1003,6 +1003,18 @@ riscv_v_adjust_nunits (machine_mode mode, int scal= e) > return scale; > } > =20 > +/* Call from ADJUST_PRECISION in riscv-modes.def. Return the correct > + PRECISION size for corresponding machine_mode. */ > + > +poly_int64 > +riscv_v_adjust_precision (machine_mode mode, int scale) { > + if (riscv_v_ext_vector_mode_p (mode)) > + return riscv_vector_chunks * scale; > + > + return scale; > +} > + > /* Return true if X is a valid address for machine mode MODE. If it is, > fill in INFO appropriately. STRICT_P is true if REG_OK_STRICT is in > effect. */ > diff --git a/gcc/config/riscv/riscv.h b/gcc/config/riscv/riscv.h index=20 > 5bc7f2f467d..15b9317a8ce 100644 > --- a/gcc/config/riscv/riscv.h > +++ b/gcc/config/riscv/riscv.h > @@ -1025,6 +1025,7 @@ extern unsigned riscv_stack_boundary; extern=20 > unsigned riscv_bytes_per_vector_chunk; extern poly_uint16=20 > riscv_vector_chunks; extern poly_int64 riscv_v_adjust_nunits (enum=20 > machine_mode, int); > +extern poly_int64 riscv_v_adjust_precision (enum machine_mode, int); > /* The number of bits and bytes in a RVV vector. */ #define=20 > BITS_PER_RISCV_VECTOR (poly_uint16 (riscv_vector_chunks *=20 > riscv_bytes_per_vector_chunk * 8)) #define BYTES_PER_RISCV_VECTOR=20 > (poly_uint16 (riscv_vector_chunks * riscv_bytes_per_vector_chunk))=20 > diff --git a/gcc/genmodes.cc b/gcc/genmodes.cc index=20 > 2d418f09aab..3452d8fb878 100644 > --- a/gcc/genmodes.cc > +++ b/gcc/genmodes.cc > @@ -114,6 +114,7 @@ static struct mode_adjust *adj_alignment; static=20 > struct mode_adjust *adj_format; static struct mode_adjust *adj_ibit; =20 > static struct mode_adjust *adj_fbit; > +static struct mode_adjust *adj_precision; > =20 > /* Mode class operations. */ > static enum mode_class > @@ -819,6 +820,7 @@ make_vector_mode (enum mode_class bclass, > #define ADJUST_NUNITS(M, X) _ADD_ADJUST (nunits, M, X, RANDOM, RANDOM= ) > #define ADJUST_BYTESIZE(M, X) _ADD_ADJUST (bytesize, M, X, RANDOM,=20 > RANDOM) #define ADJUST_ALIGNMENT(M, X) _ADD_ADJUST (alignment, M, X,=20 > RANDOM, RANDOM) > +#define ADJUST_PRECISION(M, X) _ADD_ADJUST (precision, M, X, RANDOM,=20 > +RANDOM) > #define ADJUST_FLOAT_FORMAT(M, X) _ADD_ADJUST (format, M, X, FLOAT, F= LOAT) > #define ADJUST_IBIT(M, X) _ADD_ADJUST (ibit, M, X, ACCUM, UACCUM) =20 > #define ADJUST_FBIT(M, X) _ADD_ADJUST (fbit, M, X, FRACT, UACCUM) @@=20 > -1829,8 +1831,9 @@ emit_mode_adjustments (void) > " (mode_precision[E_%smode], mode_nunits[E_%smode]);\n", > m->name, m->name); > printf (" mode_precision[E_%smode] =3D ps * old_factor;\n", m->= name); > - printf (" mode_size[E_%smode] =3D exact_div (mode_precision[E_%= smode]," > - " BITS_PER_UNIT);\n", m->name, m->name); > + printf (" if (!multiple_p (mode_precision[E_%smode]," > + " BITS_PER_UNIT, &mode_size[E_%smode]))\n", m->name, m->name); > + printf (" mode_size[E_%smode] =3D -1;\n", m->name); Following up from what I said yesterday, I think we need to insert code to = assert that, once all mode adjustments are complete, no mode_size is still = -1. This would go at the end of emit_mode_adjustments. I guess for now it could be restricted to the modes in adj_nunits (if that'= s simpler). Thanks, Richard > printf (" mode_nunits[E_%smode] =3D ps;\n", m->name); > printf (" adjust_mode_mask (E_%smode);\n", m->name); > printf (" }\n"); > @@ -1963,6 +1966,19 @@ emit_mode_adjustments (void) > printf ("\n /* %s:%d */\n REAL_MODE_FORMAT (E_%smode) =3D %s;\n", > a->file, a->line, a->mode->name, a->adjustment); > =20 > + /* Adjust precision to the actual bits size. */ > + for (a =3D adj_precision; a; a =3D a->next) > + switch (a->mode->cl) > + { > + case MODE_VECTOR_BOOL: > + printf ("\n /* %s:%d. */\n ps =3D %s;\n", a->file, a->line, > + a->adjustment); > + printf (" mode_precision[E_%smode] =3D ps;\n", a->mode->name); > + break; > + default: > + break; > + } > + > puts ("}"); > } > =20 > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-1.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-1.c > new file mode 100644 > index 00000000000..e70960c5b6d > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-1.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool1_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 18 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-2.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-2.c > new file mode 100644 > index 00000000000..dcc7a644a88 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-2.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool2_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 17 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-3.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-3.c > new file mode 100644 > index 00000000000..3af0513e006 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-3.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool4_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 16 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-4.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-4.c > new file mode 100644 > index 00000000000..ea3c360d756 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-4.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool8_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 15 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-5.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-5.c > new file mode 100644 > index 00000000000..9fc659d2402 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-5.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool16_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 14 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-6.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-6.c > new file mode 100644 > index 00000000000..98275e5267d > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-6.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool32_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 13 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-7.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-7.c > new file mode 100644 > index 00000000000..8f6f0b11f09 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-7.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool64_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-8.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-8.c > new file mode 100644 > index 00000000000..d96959dd064 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-8.c > @@ -0,0 +1,77 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool1_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 7 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 14 } } */