From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.7]) by sourceware.org (Postfix) with ESMTPS id 078853858D39 for ; Mon, 23 Oct 2023 01:43:04 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 078853858D39 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 078853858D39 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=192.198.163.7 ARC-Seal: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1698025388; cv=pass; b=EtXcRhEi0UjR2rlfEL7m6iBII3/OH/8lvRWbjT969IjcIJ+t23IxVekQXnVGirWWrazgaCHbCckQTsJ59lfWL6uqOe53neVWBuNha6S6eqMpvMskIIHjz6kAq4w7q9xuTJjjDAKUpa2Fnx7vAA2H1kUniC/mHxtgD+zmYZUAVFU= ARC-Message-Signature: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1698025388; c=relaxed/simple; bh=+a/tB/0mOsk+GtpeABHVTkQIbqktp4m5ilDyh2Z2GN8=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=NPR2LGKkDvj7KLESnAOr/KGIu3j5dZOXFIQZ0QqBNZ/3OGy4nDwhtPHKyatLw9sykU1f5or6fuP6Uh3FqIzQ112dZILh20mbpnRpYLKIq7DfMmqvMrFWxPmAfhlhBzN4uW4cnHBZr11+JOIat47ch7JvhwfFADflpVOS2u2I8yg= ARC-Authentication-Results: i=2; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1698025385; x=1729561385; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=+a/tB/0mOsk+GtpeABHVTkQIbqktp4m5ilDyh2Z2GN8=; b=Hk0zbU9pQbepiYh8AJHNtKmozm5NGBpw/y/VWkPzYqb1vkfOL26eJyXv 4f4gO4Xmr/vLmttZlcVPUiTjwGlXbNh29AdCXK+F5XcO+dIzZpJUNKQE8 tW2qeyGNpLbPrFWoq5dptOYbZgCxCbdiyHKNsZsGz5vDlSFthki/Gh1sy 1ToNn4FnCXJAD7bUNUl3/vl4ggHngBvyOUpLrU2P3fLe0pP0r9icLO5iN sMjeIpvrbkCMqXRX8DJE5YMv9Q0SnF25NiujCgz7nUvFApOU1bX5oOlRy vk1ltP4Zesr51Z1c/ld7Z8pDfJGke7Sqw8/6FQeDhOPzSBAcW7Bl5mmTE w==; X-IronPort-AV: E=McAfee;i="6600,9927,10871"; a="8306403" X-IronPort-AV: E=Sophos;i="6.03,244,1694761200"; d="scan'208,217";a="8306403" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by fmvoesa101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Oct 2023 18:43:03 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10871"; a="792959918" X-IronPort-AV: E=Sophos;i="6.03,244,1694761200"; d="scan'208,217";a="792959918" Received: from orsmsx601.amr.corp.intel.com ([10.22.229.14]) by orsmga001.jf.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 22 Oct 2023 18:43:02 -0700 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Sun, 22 Oct 2023 18:43:02 -0700 Received: from ORSEDG601.ED.cps.intel.com (10.7.248.6) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32 via Frontend Transport; Sun, 22 Oct 2023 18:43:02 -0700 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (104.47.59.169) by edgegateway.intel.com (134.134.137.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.32; Sun, 22 Oct 2023 18:43:02 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=fJS7W0XO9X6EYx1hbryBA7gWNjsqOuMXraTDLfGOMdtF5yV/eqUyL7lXzjfh2UTQca6LJBrTxxC5X6Wj5KN4tdShZuhGp95J1uzNxJXjvd/mUlj37E+j8vRn3xi164K6OOozGA4gufh3LbYDCkRrxE6szduhtCTs9x59I9NKydna1fCtLw0znesdE5Ur71hmcYpr1untMcSNr2uHB0c5GhY4mTCR9kc2PQIIJCdB1Dshv/IxIl9d96iSS0fCsbFX4ANe3cX6/l6ooU2f01MWhLFoJpLKiVB8S0iQ17iv2wPQa5RXGNmMFOEqmRdTENivWIwqk7bdsl6f+5wmWNFtjw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=h19rK9LIjoUcYg14/9KKK6Wl/Z4sjDLQjLkDcJ17i7Q=; b=JSadipE5BQTxWtRcVZt/l0I8/d7Z9nWJgbJ2le3oGsCeAxYY/8661wIfVl5X63gOLPL0n0fY9iTQOq/aD5djU84ed4URpLV6jdR+DoIuHDRl9w3B1UbNz8tmFySntAx0zTd/MH29SK24ZYMXJnXABhp7k1Byo5NosFccnsG/KWAtk6yLBBmjm0hJ9/2Damw4JLEfCXhD5YiOQnHPQSksoQCVJsdO+INh/pOGedlEyH4djcOl8iAAca4NQNYRu9To3WxVAI9j60OQbWJKyRQfwDNWXNLLvRTmsANaumr+ldi0bVhVXzsj7SgdtAxAoLETSjxgTzKqZbPqAyDzyvknYw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by LV3PR11MB8578.namprd11.prod.outlook.com (2603:10b6:408:1b3::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6907.26; Mon, 23 Oct 2023 01:42:57 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::4317:53a0:2638:358c]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::4317:53a0:2638:358c%5]) with mapi id 15.20.6907.032; Mon, 23 Oct 2023 01:42:57 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: "Wang, Yanzhang" , kito.cheng Subject: RE: [PATCH v1] RISC-V: Bugfix for merging undefined tmp register in math Thread-Topic: [PATCH v1] RISC-V: Bugfix for merging undefined tmp register in math Thread-Index: AQHaBU/0T6Rcwl+g+U2wB3y9TY6+VbBWmAJvgAAAeOA= Date: Mon, 23 Oct 2023 01:42:56 +0000 Message-ID: References: <20231023012614.1420783-1-pan2.li@intel.com> <793D907D52B988F6+202310230935099015460@rivai.ai> In-Reply-To: <793D907D52B988F6+202310230935099015460@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|LV3PR11MB8578:EE_ x-ms-office365-filtering-correlation-id: f245cd64-d904-490b-9d4b-08dbd36961de x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: vJE/bd8Ero6DABkUt6rTD77Ymk6X5WkqXJS2IT74C9zxd6LNkXGt59sHtRjSr79SV6tMRZXsa3Qq8/7Sn9Emo9xqTay5++lT3burCD8dSLRXvHl7Da03XovxGMfqduczQwHJu4ECmNoXR+iTPMWD3ws94io1OP02pbOI2GSH5NRPtYhArhdL29dOFaME+YGbHbCY1GSNZC9nOofBnS5peNNdWCUC3yLNkx5F5J8tstIH9oonppm24AU8Pl38Gf4yEfLAI3B7p32d6sl6PN5xjBBMtoLuwvHoETGwj7RqzNkD+VIY17GbE7VXDSdM+pYXOaiFypwCYZDmAp6Za958XwpUXYHSG7B91nWfTy7s0QernAQyAtIcnMVWDNHd1yBpQZuaqVAxOdk1oYdPdH6IHzRrhyqFYW0ZHiTGB7t7pcW6lIkFPbeGxijn1iPNt5plJz6t8bIu4mQZLR7F02DgeyOVpi7ae9YwbzrRhhuBtabgQf/D/GOT0m4y9cd9oN9BmTosfKQLcKu05GgaH7/ZqOU5xpWiICUjVwilcPGo82NDLtj2COPOl8RjYTVIzScuAqnerpOhKGsRmmcjXaEYHHzRuB19x1MQxG8GPa0E7cM= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366004)(230922051799003)(451199024)(186009)(1800799009)(38070700009)(86362001)(38100700002)(55016003)(8936002)(66556008)(316002)(66946007)(66446008)(54906003)(110136005)(76116006)(66476007)(5660300002)(71200400001)(508600001)(64756008)(8676002)(33656002)(4001150100001)(4326008)(2906002)(7696005)(52536014)(6506007)(9686003)(122000001)(82960400001)(53546011)(83380400001)(26005)(559001)(579004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?TCuQpjMPvSisRjFFVnYlTmE+L56X+BfFU0Id4Gynm+ytfJjrIiZZ6b85aCP2?= =?us-ascii?Q?ISs2sgePZ3KHMzeb6xTCxZws5xpVg3fa94U9mWjzb8lK04SkWNp7W9nP/FYL?= =?us-ascii?Q?Okt1ySorh+v5p5xI1SG+OKBEFNVM9is6A2Jbh7HhGo5KD329ckbI2zEDqjmH?= =?us-ascii?Q?gtvrML9ve0GhZ5cgVXiOwhXBGhH73RULJsVIAA7KKsoO9I2hizUcTcfqr7F/?= =?us-ascii?Q?KPrYeZH+y5Mro47FLixgThYV16C5Ob7dgxwAFLe9MgoZtyzXEdVC7/IITPWl?= =?us-ascii?Q?AiEv2WYTdO0nWXw7WGkt8u9gxKWJtpr1m7eLcrbHF5ML1rGWtBTw/nF2tO59?= =?us-ascii?Q?Ujp4TV4yB9VuuZYrUzK/eEKVARjSH5GS0C0b4/wynmprGS8JT9zU9imHO2nB?= =?us-ascii?Q?sHOIxCpUOViT85dJtw0oPml7koLFVdjuoSBk9q9B++v66hhKjj1+uEi2bRrx?= =?us-ascii?Q?dM0C6JPBwHytDqESaAOoxETGmUJHO76q56rJqKaN7XrddYH/UCK36qNycHav?= =?us-ascii?Q?oSyCYh3tMEjz3pZfuXyOwdSZ6Qr3pBAQO1zHS65fD+iGfXQFbwCK3BerabkN?= =?us-ascii?Q?Jo5upV0FbdS8ncBA3EwtgSfS3tD04O2jEYzCQfqGRgrcJLXC3wmGIm4OOXvQ?= =?us-ascii?Q?J0NJ0We6wVS2JV4wm5ERNO/D/gU9rDlEG3B1oWTGzeTnK+qLiQ1lKyBf+/iH?= =?us-ascii?Q?Yz05NX9lMyRdDbSNJUC77ew5alVcChMyj4NBuD4UG7wcHeGc+qfll7ITMP7n?= =?us-ascii?Q?sun2aiOruRge7octu/Chvfx5R7/ThEY2saBA6e4aWsMRKkCbYeQZkY+fIoaP?= =?us-ascii?Q?3cSJFCvLS4tcHbDhr9DyT5MylqcoptGH/QIaUrqSVBfCGp1AIWrz/67gBRf9?= =?us-ascii?Q?OK/l73+TGbU4m30c2lPFcx0Kp9dwjEQDSgzLm8444mnvpO8c5jY8LqsGOKiz?= =?us-ascii?Q?f1RFND2EvJZxZuTmn9ClO9ZAu9GwuYyZYB75cHKnAy6JAESpM3ffg5hwGUpU?= =?us-ascii?Q?m0lsz5COYsfHxpCRBwKiW4Q3vqKCb0JBeWG7DCF+8DWBQGaImfbXPKTRRd89?= =?us-ascii?Q?z+6LfxTjV4tT3sq++oLHY74PSG9sDqRivpbEc/11bMZNAJMu3y/jIvaEyDhA?= =?us-ascii?Q?989ySr0RmtBUNLKJhW7er9i5OEHBhOg+hz/6GYFvidoUMYb3T5h7dHr/Z6lw?= =?us-ascii?Q?hSbNlM8THxqUlBkEy5Z80R1z8Ef+jtPW/gdDEYOLEO+zBEAQrzJpHO3ttMaa?= =?us-ascii?Q?nP0yadUbJVAR58YCUjih2g0vceRsAFZk0h+QNgu7R4KV5nr/yJvaohpjbvVl?= =?us-ascii?Q?MXSZMJ/LENTO/iTXV6tPkoQy7c+qLzYIGumuDEoQxNcUsPdMkk2C6H6O63OO?= =?us-ascii?Q?U5pjNLgWbNSK4Fz01jg+SbLUbX1PBxvm88FpL0NwoMOPNRVCwWwL3qPe3R+j?= =?us-ascii?Q?5u2H3AFCp7/xTjTlcXvf7+ySTb364agZMi6wGG1IN587qh7NIvispkYpbRCN?= =?us-ascii?Q?cE87iU0Agj93r9V0SH0akEgElN6qnDfegQgszOAcDm2SW0pBvid61qedGPUa?= =?us-ascii?Q?nLzoMsUo1xls66bdn+w=3D?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB5908618604ED5DCD07238892A9D8AMW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: f245cd64-d904-490b-9d4b-08dbd36961de X-MS-Exchange-CrossTenant-originalarrivaltime: 23 Oct 2023 01:42:57.0036 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 64ehSbVzTnkj5Aeh9LDq50F1Ium6c85fWBSTuHFCguQ7hVNZoCRvyRIn7i3ifc8vxs6tflrVwQhHtFy4NWvy4g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV3PR11MB8578 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB5908618604ED5DCD07238892A9D8AMW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Yes, it is required by the second cvt. The unmasked elements keep the origi= nal values. Pan From: juzhe.zhong@rivai.ai Sent: Monday, October 23, 2023 9:35 AM To: Li, Pan2 ; gcc-patches Cc: Li, Pan2 ; Wang, Yanzhang ;= kito.cheng Subject: Re: [PATCH v1] RISC-V: Bugfix for merging undefined tmp register i= n math UNARY_OP_TAMU_FRM_DYN =3D UNARY_OP_TAMU | FRM_DYN_P, UNARY_OP_TAMU_FRM_RUP =3D UNARY_OP_TAMU | FRM_RUP_P, UNARY_OP_TAMU_FRM_RDN =3D UNARY_OP_TAMU | FRM_RDN_P, Are they still necessary ? ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2023-10-23 09:26 To: gcc-patches CC: juzhe.zhong; pan2.li; yanzhang.wang; kito.cheng Subject: [PATCH v1] RISC-V: Bugfix for merging undefined tmp register in ma= th From: Pan Li > For math function autovec, there will be one step like rtx tmp =3D gen_reg_rtx (vec_int_mode); emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMU_FRM_DYN, vec_fp_mode); The MU will leave the tmp (aka dest register) register unmasked elements unchanged and it is undefined here. This patch would like to adjust the MU to MA. gcc/ChangeLog: * config/riscv/riscv-protos.h (enum insn_type): Add new type values. * config/riscv/riscv-v.cc (emit_vec_cvt_x_f): Add undef merge operand handling. (expand_vec_ceil): Take MA instead of MU for tmp register. (expand_vec_floor): Ditto. (expand_vec_nearbyint): Ditto. (expand_vec_rint): Ditto. (expand_vec_round): Ditto. (expand_vec_roundeven): Ditto. Signed-off-by: Pan Li > --- gcc/config/riscv/riscv-protos.h | 5 +++++ gcc/config/riscv/riscv-v.cc | 24 ++++++++++++++++-------- 2 files changed, 21 insertions(+), 8 deletions(-) diff --git a/gcc/config/riscv/riscv-protos.h b/gcc/config/riscv/riscv-proto= s.h index f7a9a02f1f9..5dc97c2adc0 100644 --- a/gcc/config/riscv/riscv-protos.h +++ b/gcc/config/riscv/riscv-protos.h @@ -306,6 +306,11 @@ enum insn_type : unsigned int UNARY_OP_FRM_RMM =3D UNARY_OP | FRM_RMM_P, UNARY_OP_FRM_RUP =3D UNARY_OP | FRM_RUP_P, UNARY_OP_FRM_RDN =3D UNARY_OP | FRM_RDN_P, + UNARY_OP_TAMA_FRM_DYN =3D UNARY_OP_TAMA | FRM_DYN_P, + UNARY_OP_TAMA_FRM_RUP =3D UNARY_OP_TAMA | FRM_RUP_P, + UNARY_OP_TAMA_FRM_RDN =3D UNARY_OP_TAMA | FRM_RDN_P, + UNARY_OP_TAMA_FRM_RMM =3D UNARY_OP_TAMA | FRM_RMM_P, + UNARY_OP_TAMA_FRM_RNE =3D UNARY_OP_TAMA | FRM_RNE_P, UNARY_OP_TAMU_FRM_DYN =3D UNARY_OP_TAMU | FRM_DYN_P, UNARY_OP_TAMU_FRM_RUP =3D UNARY_OP_TAMU | FRM_RUP_P, UNARY_OP_TAMU_FRM_RDN =3D UNARY_OP_TAMU | FRM_RDN_P, diff --git a/gcc/config/riscv/riscv-v.cc b/gcc/config/riscv/riscv-v.cc index 383af55fe3a..91ad6a61fa8 100644 --- a/gcc/config/riscv/riscv-v.cc +++ b/gcc/config/riscv/riscv-v.cc @@ -4108,10 +4108,18 @@ static void emit_vec_cvt_x_f (rtx op_dest, rtx op_src, rtx mask, insn_type type, machine_mode vec_mode) { - rtx cvt_x_ops[] =3D {op_dest, mask, op_dest, op_src}; insn_code icode =3D code_for_pred_fcvt_x_f (UNSPEC_VFCVT, vec_mode); - emit_vlmax_insn (icode, type, cvt_x_ops); + if (type & USE_VUNDEF_MERGE_P) + { + rtx cvt_x_ops[] =3D {op_dest, mask, op_src}; + emit_vlmax_insn (icode, type, cvt_x_ops); + } + else + { + rtx cvt_x_ops[] =3D {op_dest, mask, op_dest, op_src}; + emit_vlmax_insn (icode, type, cvt_x_ops); + } } static void @@ -4157,7 +4165,7 @@ expand_vec_ceil (rtx op_0, rtx op_1, machine_mode vec= _fp_mode, /* Step-3: Convert to integer on mask, with rounding up (aka ceil). */ rtx tmp =3D gen_reg_rtx (vec_int_mode); - emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMU_FRM_RUP, vec_fp_mode); + emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMA_FRM_RUP, vec_fp_mode); /* Step-4: Convert to floating-point on mask for the final result. To avoid unnecessary frm register access, we use RUP here and it will @@ -4182,7 +4190,7 @@ expand_vec_floor (rtx op_0, rtx op_1, machine_mode ve= c_fp_mode, /* Step-3: Convert to integer on mask, with rounding down (aka floor). = */ rtx tmp =3D gen_reg_rtx (vec_int_mode); - emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMU_FRM_RDN, vec_fp_mode); + emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMA_FRM_RDN, vec_fp_mode); /* Step-4: Convert to floating-point on mask for the floor result. */ emit_vec_cvt_f_x (op_0, tmp, mask, UNARY_OP_TAMU_FRM_RDN, vec_fp_mode); @@ -4208,7 +4216,7 @@ expand_vec_nearbyint (rtx op_0, rtx op_1, machine_mod= e vec_fp_mode, /* Step-4: Convert to integer on mask, with rounding down (aka nearbyint= ). */ rtx tmp =3D gen_reg_rtx (vec_int_mode); - emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMU_FRM_DYN, vec_fp_mode); + emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMA_FRM_DYN, vec_fp_mode); /* Step-5: Convert to floating-point on mask for the nearbyint result. = */ emit_vec_cvt_f_x (op_0, tmp, mask, UNARY_OP_TAMU_FRM_DYN, vec_fp_mode); @@ -4233,7 +4241,7 @@ expand_vec_rint (rtx op_0, rtx op_1, machine_mode vec= _fp_mode, /* Step-3: Convert to integer on mask, with dyn rounding (aka rint). */ rtx tmp =3D gen_reg_rtx (vec_int_mode); - emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMU_FRM_DYN, vec_fp_mode); + emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMA_FRM_DYN, vec_fp_mode); /* Step-4: Convert to floating-point on mask for the rint result. */ emit_vec_cvt_f_x (op_0, tmp, mask, UNARY_OP_TAMU_FRM_DYN, vec_fp_mode); @@ -4255,7 +4263,7 @@ expand_vec_round (rtx op_0, rtx op_1, machine_mode ve= c_fp_mode, /* Step-3: Convert to integer on mask, rounding to nearest (aka round). = */ rtx tmp =3D gen_reg_rtx (vec_int_mode); - emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMU_FRM_RMM, vec_fp_mode); + emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMA_FRM_RMM, vec_fp_mode); /* Step-4: Convert to floating-point on mask for the round result. */ emit_vec_cvt_f_x (op_0, tmp, mask, UNARY_OP_TAMU_FRM_RMM, vec_fp_mode); @@ -4299,7 +4307,7 @@ expand_vec_roundeven (rtx op_0, rtx op_1, machine_mod= e vec_fp_mode, /* Step-3: Convert to integer on mask, rounding to nearest, ties to even= . */ rtx tmp =3D gen_reg_rtx (vec_int_mode); - emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMU_FRM_RNE, vec_fp_mode); + emit_vec_cvt_x_f (tmp, op_1, mask, UNARY_OP_TAMA_FRM_RNE, vec_fp_mode); /* Step-4: Convert to floating-point on mask for the rint result. */ emit_vec_cvt_f_x (op_0, tmp, mask, UNARY_OP_TAMU_FRM_RNE, vec_fp_mode); -- 2.34.1 --_000_MW5PR11MB5908618604ED5DCD07238892A9D8AMW5PR11MB5908namp_--