From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.18]) by sourceware.org (Postfix) with ESMTPS id D58403858D38 for ; Mon, 22 Apr 2024 06:09:22 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D58403858D38 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org D58403858D38 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=192.198.163.18 ARC-Seal: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1713766166; cv=pass; b=GqWt2+s6vFGRp8S6BU9/OYHGzk5oAQM7lvF6xyQ60rE8XWianxTrQwlagTut3jMid22lXTDlYokUtK1SDAZVXbW3t80PCZ2TAjT5JyzEsz0cHgC2KO8DUEYZVba4/VM86P+5BBjAB7ATqgGxwVF06SMlfoPmGHSzk0v6NM2DlVI= ARC-Message-Signature: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1713766166; c=relaxed/simple; bh=wiCagOT2BPMoH27M3T0lHADm/Rz6OA95ElFMTo+zqgA=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=reCwCof2GFxVW+oO78rfJwsOU03+IB4hi5Am3ag3cHdIGELFXK4ob9OAsLxbHlmoiGYKvAi0VCNKFvjWka/cq+bwKs6DqMSMZo/2BmtZggaIAbq3R26aEowbIbW9fOZ/nf9g2NXFEMgaTPb3m28WO48ydR5kddi86Owes/ba5vg= ARC-Authentication-Results: i=2; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1713766163; x=1745302163; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=wiCagOT2BPMoH27M3T0lHADm/Rz6OA95ElFMTo+zqgA=; b=WaSKtWOSeFmla/VwPs9f0x3wcyyysMc4q/XF5JK3avk7kZcQkPZEuoK8 9hWl56lmRrhkPXcgvV62/h3uORfylue/e/IoGw7Zf6RjEEC/LJcvv+wMs tHw1gGo8c4cet+IvDavkyuaiffTSkNejJW+f5DclwOo+TyGbtWzk/QVPJ Z51gzAqC5+jA5unQgCc/TLTkMKPVrEyXwrC3DLlcav7uDyfGdIPaS8118 uULceek2WxWpp8rb4+kr6I1Vb/04Nz/jnQ2ByttecPRUstcyfaSNCo+jW WfZP90Xk8YsFQPJKLwubb5ghZSNuaX46Wy7uhyTJ/LAP4Q0xXODoJJ9HX Q==; X-CSE-ConnectionGUID: 7L7uApo3TUGxyQfopYdFyg== X-CSE-MsgGUID: ES7teOsiTWWO8PW7FEygjA== X-IronPort-AV: E=McAfee;i="6600,9927,11051"; a="9146804" X-IronPort-AV: E=Sophos;i="6.07,219,1708416000"; d="scan'208,217";a="9146804" Received: from fmviesa004.fm.intel.com ([10.60.135.144]) by fmvoesa112.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Apr 2024 23:09:21 -0700 X-CSE-ConnectionGUID: Uz72NW0ITiekIcOimFw+4Q== X-CSE-MsgGUID: 7cdsc0TtQjiEXFMBcg9Z4w== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,219,1708416000"; d="scan'208,217";a="28572354" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by fmviesa004.fm.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 21 Apr 2024 23:09:21 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Sun, 21 Apr 2024 23:09:20 -0700 Received: from FMSEDG603.ED.cps.intel.com (10.1.192.133) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Sun, 21 Apr 2024 23:09:20 -0700 Received: from NAM11-BN8-obe.outbound.protection.outlook.com (104.47.58.173) by edgegateway.intel.com (192.55.55.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Sun, 21 Apr 2024 23:09:20 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=C5AmhEIGtGaQx/sYuB8bZhLqu5nHZvqB+Pj039eghfkECqEC1jW6pnPcJ0NOT886zVyGifmmwgtMpGt1SDnmeIaps8XPIbx/noc5kipmc6FK75bg5I04fHAcApnzk6TGS7KNuRCmbQWkEa3w33fiFWHcgSGovhIsD6tOibxKJKtWW9AW0wH24qr4kaN9xi8ZQbdH5ciO009lgBjSBqe2s1oIe3kB4S7Ih5dZ6Z/FOdp/PowLslwbjea3oJMwMB7JQjsUIoTq77BBQ3jX+IeF817AIgLnVkygc7HzN+3DzurZFpW3gASvxRYv5O6/g0JsG2lZ04gOOtDlt6BuQqZRig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ACv0Z2Yye0d4xFCLFyGD/Zz4KVK+shtw3idk7lv40uQ=; b=YieGovuhfKIPitXn9yc5G+lQEOJSQ336TnGaUZFQ/X539eMbnWYTmG9uKpO0tKw0aIEceDN8XQw0z/vzT8+D/vYZuCRn2IXmOtRQ5qsYuFrlvPaV/II1BsqmJuUukvClaHmDDc7lQdvXlXXHyaBd/BBV7kmH2pnPs4Y2GVBz+V2zt+AqLqEKDRQtKQladQmTAgVArVmE/WI8GVMjlMa0cVMTHaDCuvPoxrvvppn8lytL/jfMthuIOistUQ5WVt5DDDGLFLOqExR90oYv4wvlat5mh0vQCTFrCKhveNtKccAzqjnV668CQw324X40G73AJ79QbF37c2+cgjhuyMYm1g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by MW5PR11MB5857.namprd11.prod.outlook.com (2603:10b6:303:19d::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7519.20; Mon, 22 Apr 2024 06:09:17 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::aaa8:bc22:5fb0:5ed0]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::aaa8:bc22:5fb0:5ed0%5]) with mapi id 15.20.7519.018; Mon, 22 Apr 2024 06:09:17 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: kito.cheng , Robin Dapp Subject: RE: [PATCH v1] RISC-V: Add xfail test case for widening register overlap of vf4/vf8 Thread-Topic: [PATCH v1] RISC-V: Add xfail test case for widening register overlap of vf4/vf8 Thread-Index: AQHalGPuBY05eikM30qBK56ev02h37Fzp3lvgAAm5yA= Date: Mon, 22 Apr 2024 06:09:17 +0000 Message-ID: References: <20240422031937.569341-1-pan2.li@intel.com> <37ABC74C51A41B24+202404221149105316341@rivai.ai> In-Reply-To: <37ABC74C51A41B24+202404221149105316341@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|MW5PR11MB5857:EE_ x-ms-office365-filtering-correlation-id: 464d9765-3130-4f5e-8b4d-08dc6292be5d x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230031|376005|1800799015|366007|38070700009; x-microsoft-antispam-message-info: =?us-ascii?Q?4ruAgvXpkjoA+2vM6LU3hqIO0WAvUVwpwX4srOJU+K6fHyC1fwhmwQVenPsG?= =?us-ascii?Q?P5Qky9gbZx4+EJt/A5rd5oZTuDiO1uYFTu1GWuW/w5O3dG+O26a4LP7HRnD4?= =?us-ascii?Q?c73BMdXTMcYTOJ6qQiVrCbbzLc9q7kOlpTJIgKsWuZDeG87cunhRU5UQBx+f?= =?us-ascii?Q?5D1ErkUjngG1JyDJIR3IgQNC36dvonjIkvO3Dc357NYXv68mU2ONEP8q+Z9K?= =?us-ascii?Q?QwaoLvhtzpIqH485E6555wiC7qrOSyOWPlSxwupco++Phe5tPZvQG/kTaSMv?= =?us-ascii?Q?U5zglgVAJ7snp2KYOAFgkJ1WBCriMUnMhJTY0gI6xwLIYRZxfhJKo+ibR4mP?= =?us-ascii?Q?ldXcsi0jNprTcZHKmUk2mAL7KJcQYekdc1njfoypewtXOPIW+8F7KRkPKD6z?= =?us-ascii?Q?o0eP4sfVzixu/MDUiLkUtUB8BtyIkpghU+KsihuXto3R9ZiPN08+bsg0rQ/Z?= =?us-ascii?Q?rDzh/aZnAicfN7vQCL+jA0pyFBSqxY/kblwpcuqQZXDzh3VrrF6k6sMCndU8?= =?us-ascii?Q?cczPaPhpUBKZvnr2OYQOM/J89p1ABERa6sIVY+BKX7HLjsT7PtkGUUf6VZqk?= =?us-ascii?Q?NdayBh54b+RmnV4fwbvsK+mb+aRGyGuvTxIYijeaC9eV9ZEbtp2FIXKvhqSV?= =?us-ascii?Q?F1dgH2gaoC1I/ZigrNuTjPraNYoA9uT14f/1m857fhmGXsppbVyCG+pVff3V?= =?us-ascii?Q?N5q85znBz6hHpmk7n0THIbk31rhnMhOAr18o3PRwg2uAHGS8NlTTEZdUbiE2?= =?us-ascii?Q?g2JjVhDXJ4HZa5xUHV896MXXTA27YAvTWHSsVGER/6+Exd5srNosOkpOhCcR?= =?us-ascii?Q?9z3XVKz/BbgkPJjp3L9dHmHpGlgHwkLhwSxdM9ip+wf6mTqItkK9yIEFJpAA?= =?us-ascii?Q?pm7bHvSXzbjKL3kQCMI0PpPvRJNZC01gSk9757usQLcvzhSdoLWBKEQtsLE5?= =?us-ascii?Q?t/6QPNXtRqgoyZ7BOAjzOQ8RbAUiRZmnOh+bPC5+oPwLneYHFcPn60Y6u8mF?= =?us-ascii?Q?R/Z8lfMzmXtG1x5EexZ+6x7vbU/53Tu1QZ2yzgAB6O3tZkDNZXy95RaoNW0Z?= =?us-ascii?Q?XYorPjbl09YdfdJQL9Jjl7CfLfSbDGeOrBspS3vlY+0FqPfeL2k9sykWMi6w?= =?us-ascii?Q?aL91R9MfacLe05bJqj0Qow++NHgP9NT46Ny8wtzQWBQA+4r1hEGZRY9RxPar?= =?us-ascii?Q?rfcR1Ty+TsVvVnZt3xO2s4ihvv0BLxsziAVtQwaVNh2Yl0LouhoNfI8nCD+r?= =?us-ascii?Q?xyDDvD9xsEKWVGxUGHVBV6s0zEYX/rw+wt1Vi8Lg6vz34bej4/686I2jQZrR?= =?us-ascii?Q?uZE=3D?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(376005)(1800799015)(366007)(38070700009);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?hvQbWant0Vnf+SeKq3eLPfEIF/f3OxZb97E+vNhbhHjWUfulotT+DYc90Zpw?= =?us-ascii?Q?pB7IOnnmvesDl0IvH2pb5ycjJINkRTJBVkaOx79iTg3r4Zmu7CjKNizlFxXZ?= =?us-ascii?Q?3tqBvgCDniFXvoFBuhqJtLGHRJy/IzzSUCSzR35gN9SEVX6b05rYZjdhf7zT?= =?us-ascii?Q?1pLSAFIU050YsaMEtAN+Tx7ZV2lCpirlfr4gIgLZ6/2e+NIVsFDkFagJkYzG?= =?us-ascii?Q?w+8JUVElAvpKLfwWXq84Hqcuf857jTgFNR5T5uQ/8N2lyXSaXFpEIbD55/Fw?= =?us-ascii?Q?lPnnmuxWB/NJYu18ZYeasXlgMvN02A4LNz0gMwW30v+1lsxpMQQHT5fxtGLZ?= =?us-ascii?Q?ycOD+LqwGunuO21gOmE8CctNdfbxR5qqQQFEeeZDKJcKo+Stz1D6aI5OG4Xp?= =?us-ascii?Q?3wW8vMz/YAh79zkJHIScBWy3BUDxFkOaazhjxvoyITPL3IyaqCoE3a2tf7YC?= =?us-ascii?Q?pdvYTb1m+uAbzd4pqm0jXs2c1H7/EUwnn0OMsPGMkhQR91+1aqActlpqXaRM?= =?us-ascii?Q?ZeINL++OHs7embgGKS35iWXfEI7+EW0In3vRGOGey5acmKwxW5QHDZ+xggdU?= =?us-ascii?Q?1A/8hIh5xq2ShkWRiAQC7E0oyojIpi7bfN00n+A8yWiteG1P+ba8KWPxbAjs?= =?us-ascii?Q?F8EJphzpOIbSiiYnRQK17kkDTtY5XE1mpW951noKoVuiID4/dqpWzqz76s5J?= =?us-ascii?Q?LDvlRZLr7GyB0gRaQ2W22/jURa/BOX1oplMKNg1tow5p2cspwW6P7rXrGJcg?= =?us-ascii?Q?eZRe4nnzbPf0vYDsMZ/YnvFAm2sjLp4MBKKOhlDpvC9SYv8H6JT+zqJJU62E?= =?us-ascii?Q?WlO57Esk1gx9YdMCH45EF9j90OAMoRq+vLjb4SYXA8W45ba0FeeIgU552xjT?= =?us-ascii?Q?xndRN6ObQi6Zed68IHBlL7qTufLUiFPxdiulAR73VmvkrW32oP7uSe0zGJC3?= =?us-ascii?Q?iBp+9Awzn6AAOyn+MBgTV2H35q2qRgeAA4o6T4blp2KQaOHuTKC6PjR7zZER?= =?us-ascii?Q?zdEjzvn5Kdc9Ce+iDmA9sdkwb4Q0hWaUEeVV3xBD5QzxGvuF892EK8GSu/qr?= =?us-ascii?Q?qP8JtwPkMA2EyKkvQb+KUKwc4JNXvChL8NvrnJo8ARz1wdPcRCRnVG6akDzI?= =?us-ascii?Q?8bzNpt5TpyaX+AttpbGJW6gd/8GA4bVEPoJq2C88sYJkj2kIC/RII6wY+qd/?= =?us-ascii?Q?TYLPMf4SwweQzvgz8Pau3qNR9hl1F/YKeZzCkTGoJnUAUoHZ41v6BDQx+zEa?= =?us-ascii?Q?mlKTaWjWL4NlP4niZjNQbiN5TPyP/i/JcTGAuSri44PNZHgVf3+yYJfkXzpQ?= =?us-ascii?Q?BehmXm/ISLMgZW6jJUnVFf1lF1yvh6TaMtJbqPflG/yj2NjKz10Arf9PHEgG?= =?us-ascii?Q?aKWSPyGRMLYjduZa06RsJEobjOKOma6gw5TLsEShKyeYSkVg5H9iiL7hqr/C?= =?us-ascii?Q?YEYqoYRB5HxbcMTiHSx2lG7Z0vxEQ5Pk8g3dQ1JKFG2fA49h8V3Vb6AEsO/V?= =?us-ascii?Q?odiJo9dOFl3zQUL9RjgblnOQuIWlxFMDOg+EKyjglgTsEvHv2A0vPWIZ1zxL?= =?us-ascii?Q?UO0RfJ62UapYwHPyN9s=3D?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB5908694498CE1E648A14A0FCA9122MW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 464d9765-3130-4f5e-8b4d-08dc6292be5d X-MS-Exchange-CrossTenant-originalarrivaltime: 22 Apr 2024 06:09:17.8301 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: VN/OPbW00DuBy4N8/3xJ0fsamTYJ5yr/UTYst4BfXwsg5nFNHO4le+KugWYJWb/WzCaK7dzoys2UDHoYsUDMEA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW5PR11MB5857 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-12.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_NUMSUBJECT,KAM_SHORT,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB5908694498CE1E648A14A0FCA9122MW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Committed, thanks Juzhe. Pan From: juzhe.zhong@rivai.ai Sent: Monday, April 22, 2024 11:49 AM To: Li, Pan2 ; gcc-patches Cc: kito.cheng ; Robin Dapp ; Li= , Pan2 Subject: Re: [PATCH v1] RISC-V: Add xfail test case for widening register o= verlap of vf4/vf8 LGTM. ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2024-04-22 11:19 To: gcc-patches CC: juzhe.zhong; kito.cheng; rdapp.gcc; Pan Li Subject: [PATCH v1] RISC-V: Add xfail test case for widening register overl= ap of vf4/vf8 From: Pan Li > We reverted below patch for register group overlap, add the related insn test and mark it as xfail. And we will remove the xfail after we support the register overlap in GCC-15. 303195e2a6b RISC-V: Support widening register overlap for vf4/vf8 The below test suites are passed. * The rv64gcv fully regression test. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/pr112431-16.c: New test. * gcc.target/riscv/rvv/base/pr112431-17.c: New test. * gcc.target/riscv/rvv/base/pr112431-18.c: New test. Signed-off-by: Pan Li > --- .../gcc.target/riscv/rvv/base/pr112431-16.c | 68 +++++++++++++++++++ .../gcc.target/riscv/rvv/base/pr112431-17.c | 51 ++++++++++++++ .../gcc.target/riscv/rvv/base/pr112431-18.c | 51 ++++++++++++++ 3 files changed, 170 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-18.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c b/gcc/te= stsuite/gcc.target/riscv/rvv/base/pr112431-16.c new file mode 100644 index 00000000000..42d11611d98 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c @@ -0,0 +1,68 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64d -O3" } */ + +#include "riscv_vector.h" + +size_t __attribute__ ((noinline)) +sumation (size_t sum0, size_t sum1, size_t sum2, size_t sum3, size_t sum4, + size_t sum5, size_t sum6, size_t sum7) +{ + return sum0 + sum1 + sum2 + sum3 + sum4 + sum5 + sum6 + sum7; +} + +size_t +foo (char const *buf, size_t len) +{ + size_t sum =3D 0; + size_t vl =3D __riscv_vsetvlmax_e8m8 (); + size_t step =3D vl * 4; + const char *it =3D buf, *end =3D buf + len; + for (; it + step <=3D end;) + { + vint8m1_t v0 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v1 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v2 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v3 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v4 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v5 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v6 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v7 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + + asm volatile("nop" ::: "memory"); + vint32m4_t vw0 =3D __riscv_vsext_vf4_i32m4 (v0, vl); + vint32m4_t vw1 =3D __riscv_vsext_vf4_i32m4 (v1, vl); + vint32m4_t vw2 =3D __riscv_vsext_vf4_i32m4 (v2, vl); + vint32m4_t vw3 =3D __riscv_vsext_vf4_i32m4 (v3, vl); + vint32m4_t vw4 =3D __riscv_vsext_vf4_i32m4 (v4, vl); + vint32m4_t vw5 =3D __riscv_vsext_vf4_i32m4 (v5, vl); + vint32m4_t vw6 =3D __riscv_vsext_vf4_i32m4 (v6, vl); + vint32m4_t vw7 =3D __riscv_vsext_vf4_i32m4 (v7, vl); + + asm volatile("nop" ::: "memory"); + size_t sum0 =3D __riscv_vmv_x_s_i32m4_i32 (vw0); + size_t sum1 =3D __riscv_vmv_x_s_i32m4_i32 (vw1); + size_t sum2 =3D __riscv_vmv_x_s_i32m4_i32 (vw2); + size_t sum3 =3D __riscv_vmv_x_s_i32m4_i32 (vw3); + size_t sum4 =3D __riscv_vmv_x_s_i32m4_i32 (vw4); + size_t sum5 =3D __riscv_vmv_x_s_i32m4_i32 (vw5); + size_t sum6 =3D __riscv_vmv_x_s_i32m4_i32 (vw6); + size_t sum7 =3D __riscv_vmv_x_s_i32m4_i32 (vw7); + + sum +=3D sumation (sum0, sum1, sum2, sum3, sum4, sum5, sum6, sum7); + } + return sum; +} + +/* { dg-final { scan-assembler-not {vmv1r} } } */ +/* { dg-final { scan-assembler-not {vmv2r} } } */ +/* { dg-final { scan-assembler-not {vmv4r} } } */ +/* { dg-final { scan-assembler-not {vmv8r} } } */ +/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c b/gcc/te= stsuite/gcc.target/riscv/rvv/base/pr112431-17.c new file mode 100644 index 00000000000..9ecc62e234b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c @@ -0,0 +1,51 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64d -O3" } */ + +#include "riscv_vector.h" + +size_t __attribute__ ((noinline)) +sumation (size_t sum0, size_t sum1, size_t sum2, size_t sum3) +{ + return sum0 + sum1 + sum2 + sum3; +} + +size_t +foo (char const *buf, size_t len) +{ + size_t sum =3D 0; + size_t vl =3D __riscv_vsetvlmax_e8m8 (); + size_t step =3D vl * 4; + const char *it =3D buf, *end =3D buf + len; + for (; it + step <=3D end;) + { + vint8m2_t v0 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v1 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v2 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v3 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + + asm volatile("nop" ::: "memory"); + vint32m8_t vw0 =3D __riscv_vsext_vf4_i32m8 (v0, vl); + vint32m8_t vw1 =3D __riscv_vsext_vf4_i32m8 (v1, vl); + vint32m8_t vw2 =3D __riscv_vsext_vf4_i32m8 (v2, vl); + vint32m8_t vw3 =3D __riscv_vsext_vf4_i32m8 (v3, vl); + + asm volatile("nop" ::: "memory"); + size_t sum0 =3D __riscv_vmv_x_s_i32m8_i32 (vw0); + size_t sum1 =3D __riscv_vmv_x_s_i32m8_i32 (vw1); + size_t sum2 =3D __riscv_vmv_x_s_i32m8_i32 (vw2); + size_t sum3 =3D __riscv_vmv_x_s_i32m8_i32 (vw3); + + sum +=3D sumation (sum0, sum1, sum2, sum3); + } + return sum; +} + +/* { dg-final { scan-assembler-not {vmv1r} } } */ +/* { dg-final { scan-assembler-not {vmv2r} } } */ +/* { dg-final { scan-assembler-not {vmv4r} } } */ +/* { dg-final { scan-assembler-not {vmv8r} } } */ +/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-18.c b/gcc/te= stsuite/gcc.target/riscv/rvv/base/pr112431-18.c new file mode 100644 index 00000000000..4365fe0af54 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-18.c @@ -0,0 +1,51 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64d -O3" } */ + +#include "riscv_vector.h" + +size_t __attribute__ ((noinline)) +sumation (size_t sum0, size_t sum1, size_t sum2, size_t sum3) +{ + return sum0 + sum1 + sum2 + sum3; +} + +size_t +foo (char const *buf, size_t len) +{ + size_t sum =3D 0; + size_t vl =3D __riscv_vsetvlmax_e8m8 (); + size_t step =3D vl * 4; + const char *it =3D buf, *end =3D buf + len; + for (; it + step <=3D end;) + { + vint8m1_t v0 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v1 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v2 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v3 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + + asm volatile("nop" ::: "memory"); + vint64m8_t vw0 =3D __riscv_vsext_vf8_i64m8 (v0, vl); + vint64m8_t vw1 =3D __riscv_vsext_vf8_i64m8 (v1, vl); + vint64m8_t vw2 =3D __riscv_vsext_vf8_i64m8 (v2, vl); + vint64m8_t vw3 =3D __riscv_vsext_vf8_i64m8 (v3, vl); + + asm volatile("nop" ::: "memory"); + size_t sum0 =3D __riscv_vmv_x_s_i64m8_i64 (vw0); + size_t sum1 =3D __riscv_vmv_x_s_i64m8_i64 (vw1); + size_t sum2 =3D __riscv_vmv_x_s_i64m8_i64 (vw2); + size_t sum3 =3D __riscv_vmv_x_s_i64m8_i64 (vw3); + + sum +=3D sumation (sum0, sum1, sum2, sum3); + } + return sum; +} + +/* { dg-final { scan-assembler-not {vmv1r} } } */ +/* { dg-final { scan-assembler-not {vmv2r} } } */ +/* { dg-final { scan-assembler-not {vmv4r} } } */ +/* { dg-final { scan-assembler-not {vmv8r} } } */ +/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */ -- 2.34.1 --_000_MW5PR11MB5908694498CE1E648A14A0FCA9122MW5PR11MB5908namp_--