From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.65]) by sourceware.org (Postfix) with ESMTPS id 83F743858D20 for ; Fri, 11 Aug 2023 07:40:50 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 83F743858D20 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1691739650; x=1723275650; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=4TJSL3FTYBjCVyeLdgm8WzG2EeXsbhNAogtYfPv2D3w=; b=A5+B/0mVCfuctDBmVsYOaYCOqUBCbHBQh7YfTxQKfWDsopxb5ChkSo3e NdRalCo8it7gPdmYA4vWhH75OBZTxQzWiCnG4KBXK5vAd2dmSjbc/kl9C 6JVqRd1wCEu2+lLag1PGqD/P28WiIw8xNkJP646z1yav/QcRUM2oyzhCE Dx43cE8Tq/IX0r6v1IrjassVzrVUYkm+oCEXQK6aAyv+jBSK64Ud+KkaQ 7ywUnvlWhwXqpcP7mHHc0dBDobKW2M7vdgnrWwA6Z9TzTRYr/5SfeZ8AL hnRKXr/nSqGIVg9yw3GKhOgVCKq+rV5kA4+prXQQUykvhKcJdEjzRlkVf A==; X-IronPort-AV: E=McAfee;i="6600,9927,10798"; a="375336535" X-IronPort-AV: E=Sophos;i="6.01,164,1684825200"; d="scan'208,217";a="375336535" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by orsmga103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Aug 2023 00:40:49 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10798"; a="797927606" X-IronPort-AV: E=Sophos;i="6.01,164,1684825200"; d="scan'208,217";a="797927606" Received: from orsmsx601.amr.corp.intel.com ([10.22.229.14]) by fmsmga008.fm.intel.com with ESMTP; 11 Aug 2023 00:40:48 -0700 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Fri, 11 Aug 2023 00:40:48 -0700 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Fri, 11 Aug 2023 00:40:47 -0700 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27 via Frontend Transport; Fri, 11 Aug 2023 00:40:47 -0700 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (104.47.59.171) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.27; Fri, 11 Aug 2023 00:40:47 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KtdZCNpKDYsJDaFrR9ynDeFkzKj/gUlHG/8YStDy7ob+IlUmzy/dDKKL6DcNkPGs+XQsxnDBoBZaYiXj1gNQTGIcOj4vs5MsWm+uEi5NEJ+3XxOe7FIWjUvjmWd4WYscdwg1hh4mNgZff23wonGPWfG9ACpVhAvCAARGPJejGcQhybDSX5r0H1qC0iVQljohQe9flwReavmXpiGrUBWO/rrKhA7rSf6wIA5EyxC9t+Znr2wodbhJnQxzu3w0pRZ9aOcVng0JMHslPm1Az9yo6qsetRaOWUFWh895D+km3YCaD5dU9Hyx8+Hsw1u1dgun+CjswDGaNn3JqIJxfVhnmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JjwxbcpOEXYZH5dn/hG4AUzn3pT+zjmh3XURr4SqazU=; b=b4M1FcNrST4E4OgMhjgJM7n0dsIXSAqhsuBR0hAl3xWDU+hETcz7gkkwl/5o3ch5yWnxLJ+6PWmLOUzTyTOLDQDNzgX0Togq1bSj1CpbyJMVT6yAqqV5hJ7q06IhfZ8ObUuXQnmjlBKHQMMafx1ijJv7prf5YBgABg/zpfifoIzHh6Z/m3f2IlbUW/mrwpgxR3FLiY+b3a6EA+CXoNwc2ixe/K9L0zj8DSut5UyrirSoIiwOvzn9SgnpyTppfD7BL4SaU/mPHqIL4swk+vfx4CJlrp4IL+cY8ohp3tz8+VwHnb4q6Pfnoiqaf5pYSatW5ERzt1jyulMxZH23uNJ6ZQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by SA1PR11MB6663.namprd11.prod.outlook.com (2603:10b6:806:257::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6652.30; Fri, 11 Aug 2023 07:40:44 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476%4]) with mapi id 15.20.6652.029; Fri, 11 Aug 2023 07:40:44 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: jeffreyalaw , "Wang, Yanzhang" , kito.cheng Subject: RE: [PATCH v1] RISC-V: Support RVV VFMADD rounding mode intrinsic API Thread-Topic: [PATCH v1] RISC-V: Support RVV VFMADD rounding mode intrinsic API Thread-Index: AQHZzCP7QxRMMMPr6E6NY1nVjsIK7a/ksyXwgAACy6A= Date: Fri, 11 Aug 2023 07:40:44 +0000 Message-ID: References: <20230811071748.486528-1-pan2.li@intel.com> <423726641B1CC51A+2023081115294385425021@rivai.ai> In-Reply-To: <423726641B1CC51A+2023081115294385425021@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|SA1PR11MB6663:EE_ x-ms-office365-filtering-correlation-id: 33ad0cf7-c663-4c18-1a05-08db9a3e4534 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: wNMQwKpCSvOJ+6Vxc4kvNikApGmxs4krBmYxfzvMlE6V0oX54JI0UbWPgdX13Bjtn0OrDTvaNEV1UqAAw9UGoiaRgj6nmV/C1GV10bIbLdadfk86PFsdUTRmBEqneGJn6nfFOef4PHpaa5RLQQmKtpWaZJAQDsuObt10FF8B0s/vghLIDbAlvcHLkcWf0B2OhFi/wqquXIugWJYko3oLSU9MwSZY016wxrnKpkkT4iWNAbgwvzzerJ9LkE7kh7kQAogiJRisNXjHtaCr1LtempUtSvz8Jn084lCk4Qlg6+BFNZlvh0iSJ1nyURpSiq9/uZkVEksfJ5lqXGFp13SdAKh71RmCTDgcetD8beDpuACJnlGKs2g3guX5Xcc3X9dug6hgjnmDBtUbDXFeX7h41X61w5cfEB8LG6tqa4SQeR99txjJQe2Ox+u+c+1gCzYrADxxuSVr3FB2nrSo4pVkNi1seXYakVvOQcS25TfXGK5iRQUm3mRsnPVfOwzTXmMZ6CddylOFzrk0aqDcWGOIM90ZiFELg06q7vy8DiPx2oMxB3VfI2X26ZRxWGdSUhiM9uIySQgPLDM4LffktydbhqpBTTZqPvSGxahW82GTjO0= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(346002)(396003)(376002)(39860400002)(136003)(366004)(1800799006)(186006)(451199021)(7696005)(110136005)(71200400001)(9686003)(54906003)(478600001)(2906002)(26005)(53546011)(6506007)(66476007)(4326008)(66946007)(66446008)(76116006)(316002)(64756008)(5660300002)(8676002)(52536014)(41300700001)(66556008)(38070700005)(8936002)(38100700002)(86362001)(33656002)(55016003)(122000001)(82960400001)(84970400001)(559001)(579004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?5czmThG8JW3m4PtmDblv0XvBeqxZeCfvq17mAHn/awuX+x30MqT2i02bpmjg?= =?us-ascii?Q?Ujaf6djg3SUi+n/ylQpYg/recXUs6Ij50o2yNy2a/UqjkKLMZgC31c7QPzKu?= =?us-ascii?Q?r3GUVMnZambb8K0LZsJk7bTo60hxyuV1ptiVq/Wz/LuiaE8ZfkHDYXQ/lX4S?= =?us-ascii?Q?8ZmKlyzjNJT6wiQrzgOVsYtu2oNBWMLGwnka+KHatLpbQa5k5GH/13u9/FUO?= =?us-ascii?Q?4ImgwnA3lXgahiKquYellwr3v4aZum5BSF1zCPZkdfKSNbNovs+FvDmQLm0k?= =?us-ascii?Q?1rFm1lIiKv+uhcVQQPVVNRDLE7L7ITlICBXe9GJ3Xx1xAGguFhvoyviYHvv6?= =?us-ascii?Q?88Xs86o1336OATp8VptEJNrNmKFkqpPNXNr7M46HwonGdzywdhydkjO/o0hC?= =?us-ascii?Q?D7NEoOPLBQd9GtDO2/6as+HyOSLvmXzbDXelqm7Y6MbIXvbL0FNBtg/lDun7?= =?us-ascii?Q?I8pNJCq0WVfbcufDZ6AgqcaVtVhDNpGy1cgsZkG7+5v4ADw1ubapkAXQgdqa?= =?us-ascii?Q?F6xi6LKcdMzzgTkmfhwH+bOzMcrY1URlexu84KpvQdsF7Dw9+FkQ68OLbrVd?= =?us-ascii?Q?gXFqpLFOGg3K25ZRF9GfbD1yAqktWOMRcF3nTqzu6R0dPZJS/Dh6c7ctn3EY?= =?us-ascii?Q?jsHQ5xqCPy/8n9Fl8WTqNuWgp/SDoHL+jQxGs6r7zwxW5X0LHuXP+uyqoRcD?= =?us-ascii?Q?yDIm0r1VX6G682myI5Q84SqJa9+Z4J632en1iQKHKrxK3N49J4SBBtGwEshB?= =?us-ascii?Q?uVWgnlm5H3YMS+R7za3gfgUOsrqNtEqa66WryHlXQDUjVLv9VPEncWBK/h2m?= =?us-ascii?Q?Ja+L5wYuAeyolspoQviBoYDhUmWaiuCvg930lPcgt1tzw97wH/2vnFKvyASC?= =?us-ascii?Q?2btDPOQokfxsacJBnZHi3cqvzSpaD5j+coJ5T80SFeC5WpeZ9AJfUoP/hA5H?= =?us-ascii?Q?9FvUaNctmFdhuBlk6hWXIHsyW6tfRGFAZxsnyR/WuPNmLw5olzQaUQAbrk/c?= =?us-ascii?Q?5K3euvs2roWng7EnLxQtAvGk7s+S7xKfjs56odfhE9+2IzUxn/eT8CGmvDZW?= =?us-ascii?Q?xrzW8P8/HRod8n2keeJfh5FRwVbVnMEbBdOVDVBOQpJd88Io1LyXsG7tAnll?= =?us-ascii?Q?OJLM/Yea0GQKMw2+iB1hxkUtqq/AQ4rLhrBeA+FxZiL5FqtLHMz6ifLJSnqc?= =?us-ascii?Q?w08+0KiHiYV/JU+EMjR53XCZ6XJaJDtupQZCAuwFNBn+RStCu3xAVx9f7mCX?= =?us-ascii?Q?6kJTOPAIoBxmime2lLr2Q6zkPAJZbpvcrBau9ii8p5Y1j1aHaXyfE4CdhR+W?= =?us-ascii?Q?I0Iiprgj6ZKkSw9rfz36mdR+QmvyEW+84NBpZfQXFWLa3Y1VveZknr9+4RsO?= =?us-ascii?Q?yHcVmlg1Z57N7lKANc5Dl4pOrgLRsdim30oQbjGSNckDotttIXDVnbjWTr5V?= =?us-ascii?Q?8uJsC7t8Ihz9SWeCNlm2OLiepSg9IWRhZSjZR1U+ORAnjidI6YwTX+U/XwN2?= =?us-ascii?Q?okfDS/8hs0g0FBNIwQm2oSV5SodzR81QCySycYZvsLwHSkREdUpQfsf8A1PN?= =?us-ascii?Q?p7ELUJmfMt0CkL6/0wKLJTL6rytpCVa1+ajPmVGD?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB59087746C3F6C197277A5E7FA910AMW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 33ad0cf7-c663-4c18-1a05-08db9a3e4534 X-MS-Exchange-CrossTenant-originalarrivaltime: 11 Aug 2023 07:40:44.2442 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: h6ShjcPFOEj0CXdw8U378WEUVEJhdPakVHp3s1fBrS2buCSruyJP0o6uNbDTHoN+jdev2HDv1/zdUM7SjTb4PA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA1PR11MB6663 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_SHORT,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB59087746C3F6C197277A5E7FA910AMW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Committed, thanks Juzhe. Pan From: juzhe.zhong@rivai.ai Sent: Friday, August 11, 2023 3:30 PM To: Li, Pan2 ; gcc-patches Cc: jeffreyalaw ; Li, Pan2 ; Wang= , Yanzhang ; kito.cheng Subject: Re: [PATCH v1] RISC-V: Support RVV VFMADD rounding mode intrinsic = API LGTM ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2023-08-11 15:17 To: gcc-patches CC: juzhe.zhong; jeffreyalaw; pan2.li; yanzhang.wang; kito.cheng Subject: [PATCH v1] RISC-V: Support RVV VFMADD rounding mode intrinsic API From: Pan Li > This patch would like to support the rounding mode API for the VFMADD as the below samples. * __riscv_vfmadd_vv_f32m1_rm * __riscv_vfmadd_vv_f32m1_rm_m * __riscv_vfmadd_vf_f32m1_rm * __riscv_vfmadd_vf_f32m1_rm_m Signed-off-by: Pan Li > gcc/ChangeLog: * config/riscv/riscv-vector-builtins-bases.cc (class vfmadd_frm): New class for vfmadd frm. (vfmadd_frm_obj): New declaration. (BASE): Ditto. * config/riscv/riscv-vector-builtins-bases.h: Ditto. * config/riscv/riscv-vector-builtins-functions.def (vfmadd_frm): New function definition. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/float-point-madd.c: New test. --- .../riscv/riscv-vector-builtins-bases.cc | 25 ++++++++++ .../riscv/riscv-vector-builtins-bases.h | 1 + .../riscv/riscv-vector-builtins-functions.def | 2 + .../riscv/rvv/base/float-point-madd.c | 47 +++++++++++++++++++ 4 files changed, 75 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/float-point-madd= .c diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.cc b/gcc/config/r= iscv/riscv-vector-builtins-bases.cc index 60c6e16f6ae..7476cdc317d 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.cc +++ b/gcc/config/riscv/riscv-vector-builtins-bases.cc @@ -447,6 +447,29 @@ public: } }; +/* Implements below instructions for frm + - vfmadd +*/ +class vfmadd_frm : public function_base +{ +public: + bool has_rounding_mode_operand_p () const override { return true; } + + bool has_merge_operand_p () const override { return false; } + + rtx expand (function_expander &e) const override + { + if (e.op_info->op =3D=3D OP_TYPE_vf) + return e.use_ternop_insn ( + false, code_for_pred_mul_scalar (PLUS, e.vector_mode ())); + if (e.op_info->op =3D=3D OP_TYPE_vv) + return e.use_ternop_insn ( + false, code_for_pred_mul (PLUS, e.vector_mode ())); + + gcc_unreachable (); + } +}; + /* Implements vrsub. */ class vrsub : public function_base { @@ -2211,6 +2234,7 @@ static CONSTEXPR const vfmacc_frm vfmacc_frm_obj; static CONSTEXPR const vfnmsac vfnmsac_obj; static CONSTEXPR const vfnmsac_frm vfnmsac_frm_obj; static CONSTEXPR const vfmadd vfmadd_obj; +static CONSTEXPR const vfmadd_frm vfmadd_frm_obj; static CONSTEXPR const vfnmsub vfnmsub_obj; static CONSTEXPR const vfnmacc vfnmacc_obj; static CONSTEXPR const vfnmacc_frm vfnmacc_frm_obj; @@ -2450,6 +2474,7 @@ BASE (vfmacc_frm) BASE (vfnmsac) BASE (vfnmsac_frm) BASE (vfmadd) +BASE (vfmadd_frm) BASE (vfnmsub) BASE (vfnmacc) BASE (vfnmacc_frm) diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.h b/gcc/config/ri= scv/riscv-vector-builtins-bases.h index 28eec2c3e99..5850ff0cf2e 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.h +++ b/gcc/config/riscv/riscv-vector-builtins-bases.h @@ -164,6 +164,7 @@ extern const function_base *const vfmacc_frm; extern const function_base *const vfnmsac; extern const function_base *const vfnmsac_frm; extern const function_base *const vfmadd; +extern const function_base *const vfmadd_frm; extern const function_base *const vfnmsub; extern const function_base *const vfnmacc; extern const function_base *const vfnmacc_frm; diff --git a/gcc/config/riscv/riscv-vector-builtins-functions.def b/gcc/con= fig/riscv/riscv-vector-builtins-functions.def index c84e052c1a9..04f3de1275c 100644 --- a/gcc/config/riscv/riscv-vector-builtins-functions.def +++ b/gcc/config/riscv/riscv-vector-builtins-functions.def @@ -357,6 +357,8 @@ DEF_RVV_FUNCTION (vfmsac_frm, alu_frm, full_preds, f_vv= vv_ops) DEF_RVV_FUNCTION (vfmsac_frm, alu_frm, full_preds, f_vvfv_ops) DEF_RVV_FUNCTION (vfnmsac_frm, alu_frm, full_preds, f_vvvv_ops) DEF_RVV_FUNCTION (vfnmsac_frm, alu_frm, full_preds, f_vvfv_ops) +DEF_RVV_FUNCTION (vfmadd_frm, alu_frm, full_preds, f_vvvv_ops) +DEF_RVV_FUNCTION (vfmadd_frm, alu_frm, full_preds, f_vvfv_ops) // 13.7. Vector Widening Floating-Point Fused Multiply-Add Instructions DEF_RVV_FUNCTION (vfwmacc, alu, full_preds, f_wwvv_ops) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-madd.c b/g= cc/testsuite/gcc.target/riscv/rvv/base/float-point-madd.c new file mode 100644 index 00000000000..00c9d002998 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-madd.c @@ -0,0 +1,47 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3 -Wno-psabi" } */ + +#include "riscv_vector.h" + +typedef float float32_t; + +vfloat32m1_t +test_riscv_vfmadd_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmadd_vv_f32m1_rm (vd, op1, op2, 0, vl); +} + +vfloat32m1_t +test_vfmadd_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t o= p1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmadd_vv_f32m1_rm_m (mask, vd, op1, op2, 1, vl); +} + +vfloat32m1_t +test_vfmadd_vf_f32m1_rm (vfloat32m1_t vd, float32_t op1, vfloat32m1_t op2, + size_t vl) { + return __riscv_vfmadd_vf_f32m1_rm (vd, op1, op2, 2, vl); +} + +vfloat32m1_t +test_vfmadd_vf_f32m1_rm_m (vfloat32m1_t vd, vbool32_t mask, float32_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmadd_vf_f32m1_rm_m (mask, vd, op1, op2, 3, vl); +} + +vfloat32m1_t +test_riscv_vfmadd_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmadd_vv_f32m1 (vd, op1, op2, vl); +} + +vfloat32m1_t +test_vfmadd_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfmadd_vv_f32m1_m (mask, vd, op1, op2, vl); +} + +/* { dg-final { scan-assembler-times {vfmadd\.v[vf]\s+v[0-9]+,\s*[fav]+[0-= 9]+,\s*v[0-9]+} 6 } } */ +/* { dg-final { scan-assembler-times {frrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrmi\s+[01234]} 4 } } */ -- 2.34.1 --_000_MW5PR11MB59087746C3F6C197277A5E7FA910AMW5PR11MB5908namp_--