From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.136]) by sourceware.org (Postfix) with ESMTPS id 5B0C23858C50 for ; Fri, 11 Aug 2023 08:22:54 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 5B0C23858C50 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1691742174; x=1723278174; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=gbpES/kWf+G1XMEUgvkIOIMSsxvOST6dQOvyg4k/BrA=; b=bFTGa/TIFH/DSlvizhrVC+auKkLGtEPRrX50n3xte03yz9+5RKQgWPXt fvkOrUM5vlGV1tUlAeI4oBWno/QsAudx5sVSKSkUxwJ6OHYKgV+kZfGsD XMKNVDZCqWTIHPiV3/6NNQ8WRX/GEsbeuhd7fM2yYf8x2n+N1MeJWyAVk RhX6iaGXsVr7qp7mGmU3fRR8CYYqPZdiOxvO1VAcAybRl21mxhuvWptge S8Hd9M620qvVo7RbhW6mFc3tfbW9UrC9E/hFZSkD555Qktsit90BMmFP/ NvBJ67dZTJWMkeXyWJyDIWN961yItGGElWnSajyTnVNeeFxv5NQZT/3EE A==; X-IronPort-AV: E=McAfee;i="6600,9927,10798"; a="351230906" X-IronPort-AV: E=Sophos;i="6.01,164,1684825200"; d="scan'208,217";a="351230906" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Aug 2023 01:22:50 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10798"; a="822590081" X-IronPort-AV: E=Sophos;i="6.01,164,1684825200"; d="scan'208,217";a="822590081" Received: from orsmsx603.amr.corp.intel.com ([10.22.229.16]) by FMSMGA003.fm.intel.com with ESMTP; 11 Aug 2023 01:22:50 -0700 Received: from orsmsx612.amr.corp.intel.com (10.22.229.25) by ORSMSX603.amr.corp.intel.com (10.22.229.16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Fri, 11 Aug 2023 01:22:49 -0700 Received: from orsmsx612.amr.corp.intel.com (10.22.229.25) by ORSMSX612.amr.corp.intel.com (10.22.229.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Fri, 11 Aug 2023 01:22:49 -0700 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx612.amr.corp.intel.com (10.22.229.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27 via Frontend Transport; Fri, 11 Aug 2023 01:22:49 -0700 Received: from NAM12-MW2-obe.outbound.protection.outlook.com (104.47.66.46) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.27; Fri, 11 Aug 2023 01:22:44 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jgeSIK1FE+9RW9Nzjj9mew17nvb6W0McAiLO5rZhENXeG1VWDapnhRta93Ku0VX7T1TJ+7eZSwLpIcZl2g0gJJvLrvCSz7hFW2XUCPISAyXW/3xLPFoQ8ZIT6YxtkpUKsKAn5yAMgnSP//h3UcVzyoI2RZn+smfqMh+kDa08yzgcOAqwAqK+Z3oviXYgvUk7Jb1DitViMDm5sGerjFBatk/67jZwxZeAbgw6LqHpl9dm1/ciEtZsFCFqAtpyI8q6SxWURH0sglhXW+vX37BLOrOY98trdbi2zPoZ8vuG37VJ3T/lHSu5h0XUrERBecR8QkQ+DAkVwxaXyD0UYin6xA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=xq08wVy94KP0PvM3h8ti+wxoLrHu2GPbzlIr4YaCHA0=; b=cFbwabI+RhugCYDgRDfdVtm2W/DsEVnyRFRHMXGmQxVqnIf8tVrZIP4IxNgMMKkGdID1DqLpIcLBq/Oul7kS8sD2lu/QfDuYGNhDcm6YYnQdDDugfY3cjORVXwQvcvmkjvr+/PanVVFV8NIXQPgsrt6W9LNoKbOPfDhtEHFoT2viXoBL1T0luL45GDTaSPCoqjeilsNAxGLc1CDDVOopFHpQu4oqOnUekvnxvq2ChEGajyDIVnlGAHihpuaQJwLaU9Xhmdr9iv/pjuf2BFDwGdW1X7UXetSyFhNX0Uf5E87wAoGHOrvzvaceW54DSmJpe4SdzyvDGHJW5HXs4jL+Cw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by SJ0PR11MB5135.namprd11.prod.outlook.com (2603:10b6:a03:2db::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6652.30; Fri, 11 Aug 2023 08:22:37 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::6ff9:5a3d:4981:3476%4]) with mapi id 15.20.6652.029; Fri, 11 Aug 2023 08:22:37 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: jeffreyalaw , "Wang, Yanzhang" , kito.cheng Subject: RE: [PATCH v1] RISC-V: Support RVV VFNMADD rounding mode intrinsic API Thread-Topic: [PATCH v1] RISC-V: Support RVV VFNMADD rounding mode intrinsic API Thread-Index: AQHZzCtuc9nAVhzU8E+WveRAxqei8K/kvvQ+gAACFvA= Date: Fri, 11 Aug 2023 08:22:37 +0000 Message-ID: References: <20230811081117.1088622-1-pan2.li@intel.com> <0F02980FE22B1D43+2023081116121567484022@rivai.ai> In-Reply-To: <0F02980FE22B1D43+2023081116121567484022@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|SJ0PR11MB5135:EE_ x-ms-office365-filtering-correlation-id: 4df4c498-29fd-432e-1eb6-08db9a441f20 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: TComvVqCQajl5OyFiIJ7bfsf5sNm8acyhhNBwNVhA8mIa07/d+nIaxnn+Wdd0Ba7dpSDLElcsECzUKJ9rMIhsY6D202Rb/FKv2kdAwNM7U/ia8xPIhGzOSzZpU29DZrVMZ8epJht6tVwQBGAu+XtYmmatoojB7g6FfrGLJyWBEumr5nK0W11LZZ1U+uuNpN8wOsuGgr8O7k8wLtvO+rI5IfiDYYEbSelekBdlGcf4Inp2Ypxm5fsIZne3vDVA6P2FiXe+uomjFsRy1A82rvbsQrgV5xP+0MohyDNcg2ND+jx8hcj2BtX+u0lfHAhZ8BhNnodszzyBNyKipjQv7lg4wR+g3sMlo21j991ioTDBeEIlj0YLNC0PQhowgY7lhzVt+s8Hpd+B95cDXNi7ZO2u2Q3KXSH7zbV3K3Rvdc2+ih4+th1CfthDc1Uw/7u3zQ8CRYzHCi8DnIxfKSW5/IZiM5gALg6BsczsiPPpVlvWXZJjXD7Mna0p3s/+ZPb7JFDHjNAVZTFLCoVpdxmMB9zx6dLm47jn2eRmp9RrHkwpaPBkC9A+0Jb3wZUnlMYP/1o1lOOIyDCwc/emu976t6gwgft9CJeNj0WclEcPCDvFJk= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(39860400002)(136003)(366004)(346002)(396003)(376002)(451199021)(1800799006)(186006)(9686003)(71200400001)(54906003)(110136005)(4326008)(52536014)(5660300002)(66476007)(64756008)(66946007)(66446008)(66556008)(76116006)(316002)(84970400001)(7696005)(478600001)(41300700001)(6506007)(8676002)(26005)(8936002)(53546011)(86362001)(55016003)(38070700005)(33656002)(38100700002)(82960400001)(122000001)(2906002)(559001)(579004);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?xyO1zA0Pb97V9AMMjc3yKdlUcDPDvo2ej5s3S79Rg1WhwnMMlD8tyRVDAJRQ?= =?us-ascii?Q?Ra7aQN+6eetz6/bW6Ee+d16W5flzkllTFLzCffeTh3iUuxFKkp/4kvmc1GmB?= =?us-ascii?Q?q2tUsHEma6IA/gX1bcAg+bPHm/vYIbgFY6Mf1aL6kcSAV7uOvLtkzCCMyxXx?= =?us-ascii?Q?JOziEfnbZuMbTCPmOnQ+e9fBHE9+1O2vBuJUFTezrYmLZk5/schTEYkeWkl7?= =?us-ascii?Q?hV1O5aLy9J1ERrSXFmxWsYd7qPtuorgccjWYiXWlbgUNo/EmThU0rcxx9JBl?= =?us-ascii?Q?lCjudLrT3vv42vsCh+VZZKagm8Bf++3srcYziN4G3HN6Mn7NhBu193mMlyIf?= =?us-ascii?Q?kb7JCvX/h2bYTmLXLcIiwC6MBWJp27uTAnkT9brz/eoqj9c6ufV87IlHgdv3?= =?us-ascii?Q?Z3sRBnqQCDmss1VKhkVMyM/SCdpr35sRvvIZrvsYQtP1i3G6QB1fnQdSU7YK?= =?us-ascii?Q?QIzCbr39MxGqxwm+68AzppD7TAKM+ipnLWpDr38kvPauJPu5eFjTLWwrMh0n?= =?us-ascii?Q?iaVTlR0MVgkwmCPd6MJh5HStJZHZmraOlXj0DNsGQwDyQA6jH5ozVqmlApfo?= =?us-ascii?Q?VlwmxQFpLr7UL6uHWcVp1FgWjVhgBl2z8Dqw0+unCd2r4k6u/F1ZwxTHT6/o?= =?us-ascii?Q?hQvWhNpi/So2HcDLQLb51sB5nsXEiIvQ7mGYyelGD1x/Lr0g+sCxlyOa+WGS?= =?us-ascii?Q?ASv41swO1p1Kd6DY6CvrH7ez4hYaTKUbIBVp2TFGOIi0alAcw/kGmQgP73za?= =?us-ascii?Q?aHix5xjaOjtCRt7HRnEW5U12kpU1pnDRAxPSBvIebnuD0V+tqZCQvomNVffc?= =?us-ascii?Q?/M/+m4ZrPmvVoATFS/mJfgf4WTlqghm2+G09W14WyluRj58N0sZ7Ndhhq4D1?= =?us-ascii?Q?eCUorzfvr+9+eYkRTI3NpHT70qEQSWmPTEwZqxVlK6bJ0uEc3cCPU2PoIcLc?= =?us-ascii?Q?uwoaOc0pUoYiyktcd+jb2zLDJPDLV6w7z+SsCf+Wx8dfpn5rFlMgRgcRLmjs?= =?us-ascii?Q?sXjytXHI3xlW1Zt+2+OD+6zA+l/oJxXFWCXt46erg6LJy6DalggOq6aLpE/q?= =?us-ascii?Q?EYkVh91p1qi3vjc3AaLFLdXxed/wcPs7hHsCcyMQdY4bGNyd83UuBZcXNoBf?= =?us-ascii?Q?ur+nw4rr91uS6my4ZmZ28U8g5n1S2n6VUtnALg4X/KTaWeOcwpW4srWKFQe6?= =?us-ascii?Q?qaKR7UuMRbXQ05aKMys6JrpL/JCqsR9TWAvrc+6EsFiXGadRcwWEGGr0eSfK?= =?us-ascii?Q?NukWdpQ4YbuNw3zZPy0QcABjXwgG924xeyKZBGOmLIJhpyf5JfSPlLQqXT5K?= =?us-ascii?Q?M5f3WQasFWmaGfoLGm8qcCC2AuQ2tOfOCyoaR/qnI0ozsxRrQZ+1qhAVOPww?= =?us-ascii?Q?MSv7Pkd3lYQUKWbVUtzo/euSlaepnHqC4HXWAt3yX2qSo1VUR4YKJmBplHJt?= =?us-ascii?Q?1EhAhGIEPiVQj5kg+C9lE5OY4J+QFSq2uIHtUFPcJ0HTaf77gZa5e9F5RWuk?= =?us-ascii?Q?BclksxBmtHKBYgJnYgISgJsZ2pbgBAN9xxJ2Hh9GXOIOtzTHVyEA5aZW3Ql6?= =?us-ascii?Q?Lf2GPqVPUpT1RFQaTYn+CbLE56ehkiIzhxUGxZ6z?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB59089BB5A53307FB9B4151D8A910AMW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4df4c498-29fd-432e-1eb6-08db9a441f20 X-MS-Exchange-CrossTenant-originalarrivaltime: 11 Aug 2023 08:22:37.3604 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: RJlRcl7f2O2J/gxjKCaTvaEQSYXjbrajHooGgkc+uavoEf0vRMafEPnEwSFnjEgA3F/c1GTARlOfPHDB0V6FCQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR11MB5135 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_SHORT,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB59089BB5A53307FB9B4151D8A910AMW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Committed, thanks Juzhe. Pan From: juzhe.zhong@rivai.ai Sent: Friday, August 11, 2023 4:12 PM To: Li, Pan2 ; gcc-patches Cc: jeffreyalaw ; Li, Pan2 ; Wang= , Yanzhang ; kito.cheng Subject: Re: [PATCH v1] RISC-V: Support RVV VFNMADD rounding mode intrinsic= API LGTM ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2023-08-11 16:11 To: gcc-patches CC: juzhe.zhong; jeffreyalaw; pan2.li; yanzhang.wang; kito.cheng Subject: [PATCH v1] RISC-V: Support RVV VFNMADD rounding mode intrinsic API From: Pan Li > This patch would like to support the rounding mode API for the VFNMADD as the below samples. * __riscv_vfnmadd_vv_f32m1_rm * __riscv_vfnmadd_vv_f32m1_rm_m * __riscv_vfnmadd_vf_f32m1_rm * __riscv_vfnmadd_vf_f32m1_rm_m Signed-off-by: Pan Li > gcc/ChangeLog: * config/riscv/riscv-vector-builtins-bases.cc (class vfnmadd_frm): New class for vfnmadd frm. (vfnmadd_frm): New declaration. (BASE): Ditto. * config/riscv/riscv-vector-builtins-bases.h: Ditto. * config/riscv/riscv-vector-builtins-functions.def (vfnmadd_frm): New function declaration. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/float-point-nmadd.c: New test. --- .../riscv/riscv-vector-builtins-bases.cc | 25 ++++++++++ .../riscv/riscv-vector-builtins-bases.h | 1 + .../riscv/riscv-vector-builtins-functions.def | 2 + .../riscv/rvv/base/float-point-nmadd.c | 47 +++++++++++++++++++ 4 files changed, 75 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmad= d.c diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.cc b/gcc/config/r= iscv/riscv-vector-builtins-bases.cc index 7476cdc317d..b085ba4f52d 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.cc +++ b/gcc/config/riscv/riscv-vector-builtins-bases.cc @@ -470,6 +470,29 @@ public: } }; +/* Implements below instructions for frm + - vfnmadd +*/ +class vfnmadd_frm : public function_base +{ +public: + bool has_rounding_mode_operand_p () const override { return true; } + + bool has_merge_operand_p () const override { return false; } + + rtx expand (function_expander &e) const override + { + if (e.op_info->op =3D=3D OP_TYPE_vf) + return e.use_ternop_insn ( + false, code_for_pred_mul_neg_scalar (MINUS, e.vector_mode ())); + if (e.op_info->op =3D=3D OP_TYPE_vv) + return e.use_ternop_insn ( + false, code_for_pred_mul_neg (MINUS, e.vector_mode ())); + + gcc_unreachable (); + } +}; + /* Implements vrsub. */ class vrsub : public function_base { @@ -2241,6 +2264,7 @@ static CONSTEXPR const vfnmacc_frm vfnmacc_frm_obj; static CONSTEXPR const vfmsac vfmsac_obj; static CONSTEXPR const vfmsac_frm vfmsac_frm_obj; static CONSTEXPR const vfnmadd vfnmadd_obj; +static CONSTEXPR const vfnmadd_frm vfnmadd_frm_obj; static CONSTEXPR const vfmsub vfmsub_obj; static CONSTEXPR const vfwmacc vfwmacc_obj; static CONSTEXPR const vfwnmacc vfwnmacc_obj; @@ -2481,6 +2505,7 @@ BASE (vfnmacc_frm) BASE (vfmsac) BASE (vfmsac_frm) BASE (vfnmadd) +BASE (vfnmadd_frm) BASE (vfmsub) BASE (vfwmacc) BASE (vfwnmacc) diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.h b/gcc/config/ri= scv/riscv-vector-builtins-bases.h index 5850ff0cf2e..4ade0ace7b2 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.h +++ b/gcc/config/riscv/riscv-vector-builtins-bases.h @@ -171,6 +171,7 @@ extern const function_base *const vfnmacc_frm; extern const function_base *const vfmsac; extern const function_base *const vfmsac_frm; extern const function_base *const vfnmadd; +extern const function_base *const vfnmadd_frm; extern const function_base *const vfmsub; extern const function_base *const vfwmacc; extern const function_base *const vfwnmacc; diff --git a/gcc/config/riscv/riscv-vector-builtins-functions.def b/gcc/con= fig/riscv/riscv-vector-builtins-functions.def index 04f3de1275c..e9b16f99180 100644 --- a/gcc/config/riscv/riscv-vector-builtins-functions.def +++ b/gcc/config/riscv/riscv-vector-builtins-functions.def @@ -359,6 +359,8 @@ DEF_RVV_FUNCTION (vfnmsac_frm, alu_frm, full_preds, f_v= vvv_ops) DEF_RVV_FUNCTION (vfnmsac_frm, alu_frm, full_preds, f_vvfv_ops) DEF_RVV_FUNCTION (vfmadd_frm, alu_frm, full_preds, f_vvvv_ops) DEF_RVV_FUNCTION (vfmadd_frm, alu_frm, full_preds, f_vvfv_ops) +DEF_RVV_FUNCTION (vfnmadd_frm, alu_frm, full_preds, f_vvvv_ops) +DEF_RVV_FUNCTION (vfnmadd_frm, alu_frm, full_preds, f_vvfv_ops) // 13.7. Vector Widening Floating-Point Fused Multiply-Add Instructions DEF_RVV_FUNCTION (vfwmacc, alu, full_preds, f_wwvv_ops) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmadd.c b/= gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmadd.c new file mode 100644 index 00000000000..9332617641b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/float-point-nmadd.c @@ -0,0 +1,47 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3 -Wno-psabi" } */ + +#include "riscv_vector.h" + +typedef float float32_t; + +vfloat32m1_t +test_riscv_vfnmadd_vv_f32m1_rm (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmadd_vv_f32m1_rm (vd, op1, op2, 0, vl); +} + +vfloat32m1_t +test_vfnmadd_vv_f32m1_rm_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t = op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmadd_vv_f32m1_rm_m (mask, vd, op1, op2, 1, vl); +} + +vfloat32m1_t +test_vfnmadd_vf_f32m1_rm (vfloat32m1_t vd, float32_t op1, vfloat32m1_t op2, + size_t vl) { + return __riscv_vfnmadd_vf_f32m1_rm (vd, op1, op2, 2, vl); +} + +vfloat32m1_t +test_vfnmadd_vf_f32m1_rm_m (vfloat32m1_t vd, vbool32_t mask, float32_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmadd_vf_f32m1_rm_m (mask, vd, op1, op2, 3, vl); +} + +vfloat32m1_t +test_riscv_vfnmadd_vv_f32m1 (vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmadd_vv_f32m1 (vd, op1, op2, vl); +} + +vfloat32m1_t +test_vfnmadd_vv_f32m1_m (vbool32_t mask, vfloat32m1_t vd, vfloat32m1_t op1, + vfloat32m1_t op2, size_t vl) { + return __riscv_vfnmadd_vv_f32m1_m (mask, vd, op1, op2, vl); +} + +/* { dg-final { scan-assembler-times {vfnmadd\.v[vf]\s+v[0-9]+,\s*[fav]+[0= -9]+,\s*v[0-9]+} 6 } } */ +/* { dg-final { scan-assembler-times {frrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrm\s+[axs][0-9]+} 4 } } */ +/* { dg-final { scan-assembler-times {fsrmi\s+[01234]} 4 } } */ -- 2.34.1 --_000_MW5PR11MB59089BB5A53307FB9B4151D8A910AMW5PR11MB5908namp_--