From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.9]) by sourceware.org (Postfix) with ESMTPS id 96E96385840D for ; Wed, 24 Apr 2024 07:13:38 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 96E96385840D Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 96E96385840D Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=198.175.65.9 ARC-Seal: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1713942823; cv=pass; b=orPDhvTojEnWZB7/T8V80ShEtpawqoUHfM4hiFe750pw8DeQ1DiZaadV0Dy8L6PQBuu32HaGSnGUTgUXlbxquK8MwNdEhElEEGSUT/4RDR0OWC7CermKOZHg4u1+amBoaPa6sq6Qk+RjaqKUDQkDKKMXiDmVKVg8OenE3/AG6HQ= ARC-Message-Signature: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1713942823; c=relaxed/simple; bh=JS97LZOEn1XkAXnuO2Z4lJIBDaA9VgLkdYvWul9OXSc=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=Jkko9Z9D8I3mr2baLiY8u1FiTa2iWy61WuYYrvy2zz25mfkfmyuuPw5ovBDz1o6ZAu+/UEWwjMLu0r3XEH/eCGX0uJsSYE9NEAeZEt6z337AKkNFldYUHi4JhgXkLIfgiasIGqUI5DfJmmintrXLYQ+ljYNOTlRQvSLpFjklSE8= ARC-Authentication-Results: i=2; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1713942819; x=1745478819; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=JS97LZOEn1XkAXnuO2Z4lJIBDaA9VgLkdYvWul9OXSc=; b=Aqs0yGHr/Vz/TaH+kNajBIFZ36Yjg0wQvwJoGHKtQ86lOBmDcbenQ48w WBjeQKdJIEPxSEx3sVWDmPSZLFcp6SVOp8IWH/agmDlUKPfRH/7nv+YvR VGv+Y/XutV3JfHRAVoQ0NnOGiVBEYucH/AzNOAyLoDknI+YQBdF6+Mt25 elthyqBRf/8STEMj16KaKxV4z8f6XtH+2cvzwE0bLEUNoEFQZKr1bhOvk 3gYNWljOtM/UNHaO61dY8WEwhYHQs1GkojuaoG5x7leFEDCcz3rSqdSvO lbgiphqfMUBJeG95KtkSbwqmU6lBbyCdI/ZISCpGbJ0LC39Ozl5VJHsfo w==; X-CSE-ConnectionGUID: ahORtPHYTX2ExmLa1ocQ4g== X-CSE-MsgGUID: XDAZGI2XQTexbSVhio2x9Q== X-IronPort-AV: E=McAfee;i="6600,9927,11053"; a="32048048" X-IronPort-AV: E=Sophos;i="6.07,225,1708416000"; d="scan'208,217";a="32048048" Received: from fmviesa001.fm.intel.com ([10.60.135.141]) by orvoesa101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Apr 2024 00:13:38 -0700 X-CSE-ConnectionGUID: O30qeH4ZSxihgt8np70uTQ== X-CSE-MsgGUID: NqRySAaXRQ6zEHFJErVmCQ== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,225,1708416000"; d="scan'208,217";a="55825254" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by fmviesa001.fm.intel.com with ESMTP/TLS/AES256-GCM-SHA384; 24 Apr 2024 00:13:37 -0700 Received: from fmsmsx611.amr.corp.intel.com (10.18.126.91) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 24 Apr 2024 00:13:32 -0700 Received: from fmsedg601.ED.cps.intel.com (10.1.192.135) by fmsmsx611.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Wed, 24 Apr 2024 00:13:32 -0700 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (104.47.70.101) by edgegateway.intel.com (192.55.55.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.35; Wed, 24 Apr 2024 00:13:32 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=d3zT1J5Lm6tU+OVKJGSoS3cJ0dJAl3Ndu+EBtGPmxDH4bxoPpvOkpG+iKgO9Y885sLt57Msn50kBwZ+tEdqFPgNN5ysTzSyRjNqbiGCgrtCOMMW4uM/nttVDO1/799DOdCOBj4X+uDmihxW2uJ/Wg24IfsiPFcL6A3yW6TCbZLfc3MPsqQIMUZ9iOa2/k3Ozrz3XCe8KuvYbO8XsW3BsNJe6ppJizLlsoXovXW2zMgw/z2dbklQ3sSlwX/QZ+W70aS+j0WhI3ELQZxj2IxbDO5f+DupFZR5xcAc+HvbycWzoB4jjSSyU57e385ATotZaFMeZoooZmtpgohcnri9eJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QRRqnrEDvwrd848UDClg/hkrOxHEB/abDt5LpY6Wqjs=; b=L8F37xBpDD9oaGmYLhP80nRnp+GG1o1uEWwfdG/+V5KIKBNCkR0WYaeUM3R/bmbBhGGI3tH90j/+vkne2gdDf0YOMGhARcYo84SfRI10jAJb6Y9+13FV4ytMfTTTDmPDeOyuomlZGAG46dSUgmykpE7i5nshITP9t3hjAxGrZEJnhi/OBJzKQX+XBGbCry3kETXvo49L0JpnAs7lZAtAmY+eEGX0rlCnBjdxGzkqo9Pjvkt1n47BHcBaJ5y3AQRFVWR/aPcMehCV94u5N59x347Vgl/3rRcKtiLX6Xe4HBUD8QUvZQGX9lzFYjjgD+YM+nGK3MCeQwF2BehuAqfOwA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by PH0PR11MB4773.namprd11.prod.outlook.com (2603:10b6:510:33::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7519.23; Wed, 24 Apr 2024 07:13:24 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::aaa8:bc22:5fb0:5ed0]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::aaa8:bc22:5fb0:5ed0%5]) with mapi id 15.20.7519.021; Wed, 24 Apr 2024 07:13:24 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , gcc-patches CC: kito.cheng , Robin Dapp Subject: RE: [PATCH v1] RISC-V: Add xfail test case for highpart overlap of vext.vf Thread-Topic: [PATCH v1] RISC-V: Add xfail test case for highpart overlap of vext.vf Thread-Index: AQHalfHyRFBMdIi24kiL9nnukcyY2rF2+pfXgAAHA9A= Date: Wed, 24 Apr 2024 07:13:24 +0000 Message-ID: References: <20240424024846.32515-1-pan2.li@intel.com> <523BC81EFC9BCF74+202404241446164365776@rivai.ai> In-Reply-To: <523BC81EFC9BCF74+202404241446164365776@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|PH0PR11MB4773:EE_ x-ms-office365-filtering-correlation-id: 4e6371ee-548c-4351-409c-08dc642e07f5 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0;ARA:13230031|366007|1800799015|376005|38070700009; x-microsoft-antispam-message-info: =?us-ascii?Q?eDMHXMBGJ18DR+wgywE2RxKRAlHkkAkl6TWV7MByB3vMD4Dm8apWTBBTeWSf?= =?us-ascii?Q?FirIls6Of32jJSAsuNldmEzv2p98S8xRP/F70uUbX7SuSe7IlzDURONrlqhG?= =?us-ascii?Q?O6m9ckTj3bM7flU13UaWUkGdsFGUNqTZWo0VapmXVtSx9r6BDRpUP7ykpnzv?= =?us-ascii?Q?CTXIiDBztFQHFDDyHnx22ksWo0yw6UyMLHFFtbZEu8tk5VLxk9hRlIoiGvI/?= =?us-ascii?Q?z7eIdriYkkE8WJ49NuaDwiGVuXli03xVdT/91Rkb5iBqR8va/F8Oxeminc0r?= =?us-ascii?Q?8pA3sEddndnjKdXtB4iY++5Bxwr65cMBf6TAsi+4sbLxejYDLKDQu3CSjPKT?= =?us-ascii?Q?Uh2QP1HGNz1CQh4GuHFulfXqDat/Vob9R7zCR4sOoo6kV1LqA3RivVHUJLBK?= =?us-ascii?Q?JjiDBVnh3tVwmUUzC3ixiWmwh5DpkrsKdKbhwwIJQRUphs1fTNwJOgiVEzGx?= =?us-ascii?Q?+9qdKA5n2VTETg4R49WF50FjuImdKCWC6fa7OU5MqlSqlNALUIkoUM8N5qbZ?= =?us-ascii?Q?GLuWP/P9Pfpr+hM6ipjDBpR3zK7aOHMpDtRyjRsp4HiQOgqDM0a7s+QGdL9N?= =?us-ascii?Q?0kstqWX0HEbWlkhSRlT1+vho7hOIKzn6hZXg6pM6tFh0Ud2RSf9uMFR4DrM7?= =?us-ascii?Q?hwvgPquAxwdwR0M8XgpLnpZ1HcY0HKuVuTlOpe7etieRS16vzdN3WeNWQJWF?= =?us-ascii?Q?C3p7Ga+ItcGQIg6sBHhy+aiebqI0jnBviwo0veWZE+D5/g7vfaNgQTxHNGxB?= =?us-ascii?Q?TWEfM+YEvlbpc16KvEWVKwo3fjA5KSkO5mVOMAXfor6T/sh60Gh17blcuxeE?= =?us-ascii?Q?qeR1cCX05yJdnV1rfjQx/c7zvwR4L36rHuOhO3I5UjwG3Y/FZS5oH4k8s3Sy?= =?us-ascii?Q?5I7KZ1ZwMviM1L2o2IJna91PeXpqN2rR8oRXQCUPNjWQd+wilji6rc64z8OQ?= =?us-ascii?Q?lGqPNNOa9Czlsxb13MzYbuDgBHPB9Pkt5Cup1iMxpTmVMAnrc8mUQkCSvZU2?= =?us-ascii?Q?1sa9iQCM82lQGPptFStQ7DP/h3QtoGCXV/cxCgPiLP/87bZU+qDBFjSMyFfU?= =?us-ascii?Q?Kq+qjP3H7I+Obyu2ULIAPacxGbDgf2SeV11kFFYfW71SyRRWFrVhCTVfN4o+?= =?us-ascii?Q?ynD/VlQRc8DUWEQVYFP4wSGtPesXiVvwV+VBdRW4RmYzD2Q8vqfB/yZYjMkn?= =?us-ascii?Q?su9bHUR/+08WbJtmOL/R4emYN8Upkx8Uc2p7OAt+hQjkxI3Uw7OINKsrj43N?= =?us-ascii?Q?pnb5DpI7CsZkWfnNgAVKUBbqzPYIBVcmH9wQ1kKPSdLN+fB8oHEDg952N+q1?= =?us-ascii?Q?dcE=3D?= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366007)(1800799015)(376005)(38070700009);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?JgtMQjIl/UUwAulcm26j4yC4Zd1ufwV4iMWdHiP4QHK5zruHMa6PqvOUcFzX?= =?us-ascii?Q?5L91IUN1o7hxqnArbY9tOeNCuZC8VfdM8HVIVxgtKwoq1UsZoxXNNiaNDNYh?= =?us-ascii?Q?PJ38qWCnfb1ihpw1anvpsf7GQFfYwKdVpi9J/TTRYehfV2K2FKkSC9B4Zqcs?= =?us-ascii?Q?1LkKRKTBePNFWIA0T5d8KRecJqcrAyGtbUiSjbcUaG7y9aquii9H+ni6nyP9?= =?us-ascii?Q?YgcdZ5Od5v210Lh9wS19niegxl+9oKn6DtuSsRGJrzw3iGNhQsmUGlOdyeSD?= =?us-ascii?Q?HA8rnJfLddmLi6jL3C3je57PFEu0f0LrG1w/OMjVKW19kh/C9ZLWzNJ1+g7s?= =?us-ascii?Q?+he/AQHK27MIxj+IMLPeO/gs5SFZM8lqjxeRSyX76KXGqfxgtYdbIpIvi7lq?= =?us-ascii?Q?SJn/yGvYmSVIO2y0ewAOass2Utx2aunFSAxY95E0o/rKTJmHUcvdv65TvlQt?= =?us-ascii?Q?WawH2z/ecVsO6Xti3Mb+BjkVMW19C2z+VPaoAG2QJdPtzpUEUU+PRiTc6fB8?= =?us-ascii?Q?hV9bbOKubzPlQEBrYUGf8OhxvQC9ZDK8y+SEwnYZvTmtyljDUCocxaNLg20K?= =?us-ascii?Q?ZsknL/iDZ9EY+a6ppej8CGpHCe/X+T1AVh7W3cbEchsDGrjv2OVVgwTPUq7X?= =?us-ascii?Q?gfqEIvXjB17h2GUdPtNlkDihw6vHlwPe/VaB5YiZ/QUGUpC7bZ+VfsJscBTF?= =?us-ascii?Q?zt0LgNjv3i3Zf2i7WGzfm7kzn+v2Nm55s0tlgHe8U8WNtlhHM9noEn851noO?= =?us-ascii?Q?AWTkKmZrUa6Bwr8W92Aavt89BXEcZpdq9WlSpyJiIpsPheaq2towWZ0/zhZQ?= =?us-ascii?Q?2D7Ts0i73EIe47lRcenRbNrE9deZg5lo47UUx+LaF6AvTKQmzxRfF0kYHTZ3?= =?us-ascii?Q?TLyh+wkyuvsXCuiCnv5I9EkikVlf9BvaMDIqXhRj/lhWmulVNhfZDxB81KyK?= =?us-ascii?Q?2YKAaHY7dVkE7ZjspGNva8rT6iMX490b4+MRwXgPj5oL0qwokJ0QOVCPYhjO?= =?us-ascii?Q?ptHjZoWXNlQ1IE9ia/KlXKjTAhaKW7tpomgjM/twp4dpjGDVSjq5D8Vo9Li1?= =?us-ascii?Q?Yj9WJuw3Ewk57yMNo/2i7UjJPBZLLVid1PvNcvzfBEsk1vOSu10xd+gt+3Rz?= =?us-ascii?Q?5LcgSDx2B4hNpgaopmm+CEM1f2TzDW0W0o1OAZr5YER8gHqQH0pKcA2JWeAZ?= =?us-ascii?Q?NbGYa1RTFw3qoy4mOib1Pf5z6r0hJYSG2lgOUUKBMdZSRGrAalomBoihUjes?= =?us-ascii?Q?o0RLK+0zMG+9JifjHmn0ewht5oUIADVAD2mwVnWgbd1FqKSkr2OowddiQRF3?= =?us-ascii?Q?lLab5AuUNjrfclBUifh3ULTWWjuecQSRiPyd7zcq6b2ijX/hoLkZfNNG4dYx?= =?us-ascii?Q?GMEXE2oQViwiTfmH/zPDnjL3uoI1PUnBywlU5aWx4V8coi1oIqI08EOzYjOV?= =?us-ascii?Q?IDDaDSp14mgqh/HhJ9v399+mqyCOBQhed3C45n5AboR4i874XwNd0xJo1/WN?= =?us-ascii?Q?E9Oq5xXvMd+/xOUcjXvvaqyy459C1HcozOXLPmwSDFWbgG9joZNuxfqSYDII?= =?us-ascii?Q?yMnBmYaTq22Tu1RLIAk=3D?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB5908A00F07DE9A0B534CFB85A9102MW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4e6371ee-548c-4351-409c-08dc642e07f5 X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Apr 2024 07:13:24.4120 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: HWp97XLxBRijSC02ZMB2p5O2EIXLl77AzowolvGOnh4H2K3Fh48MQ7JEbfBRbaudbMmRNyc2MuwTIP3jkALuSw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR11MB4773 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-12.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_SHORT,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB5908A00F07DE9A0B534CFB85A9102MW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Committed, thanks Juzhe. Pan From: juzhe.zhong@rivai.ai Sent: Wednesday, April 24, 2024 2:46 PM To: Li, Pan2 ; gcc-patches Cc: kito.cheng ; Robin Dapp ; Li= , Pan2 Subject: Re: [PATCH v1] RISC-V: Add xfail test case for highpart overlap of= vext.vf LGTM. ________________________________ juzhe.zhong@rivai.ai From: pan2.li Date: 2024-04-24 10:48 To: gcc-patches CC: juzhe.zhong; kito.cheng; rdapp.gcc; Pan Li Subject: [PATCH v1] RISC-V: Add xfail test case for highpart overlap of vex= t.vf From: Pan Li > We reverted below patch for register group overlap, add the related insn test and mark it as xfail. And we will remove the xfail after we support the register overlap in GCC-15. 62685890d88 RISC-V: Support highpart overlap for vext.vf The below test suites are passed for this patch * The rv64gcv fully regression test with isl build. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/unop_v_constraint-2.c: Adjust asm check cond. * gcc.target/riscv/rvv/base/pr112431-4.c: New test. * gcc.target/riscv/rvv/base/pr112431-5.c: New test. * gcc.target/riscv/rvv/base/pr112431-6.c: New test. Signed-off-by: Pan Li > --- .../gcc.target/riscv/rvv/base/pr112431-4.c | 104 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/pr112431-5.c | 68 ++++++++++++ .../gcc.target/riscv/rvv/base/pr112431-6.c | 51 +++++++++ .../riscv/rvv/base/unop_v_constraint-2.c | 2 +- 4 files changed, 224 insertions(+), 1 deletion(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-6.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-4.c b/gcc/tes= tsuite/gcc.target/riscv/rvv/base/pr112431-4.c new file mode 100644 index 00000000000..cecf796e10c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-4.c @@ -0,0 +1,104 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64d -O3" } */ + +#include "riscv_vector.h" + +size_t __attribute__ ((noinline)) +sumation (size_t sum0, size_t sum1, size_t sum2, size_t sum3, size_t sum4, + size_t sum5, size_t sum6, size_t sum7, size_t sum8, size_t sum9, + size_t sum10, size_t sum11, size_t sum12, size_t sum13, size_t sum14, + size_t sum15) +{ + return sum0 + sum1 + sum2 + sum3 + sum4 + sum5 + sum6 + sum7 + sum8 + su= m9 + + sum10 + sum11 + sum12 + sum13 + sum14 + sum15; +} + +size_t +foo (char const *buf, size_t len) +{ + size_t sum =3D 0; + size_t vl =3D __riscv_vsetvlmax_e8m8 (); + size_t step =3D vl * 4; + const char *it =3D buf, *end =3D buf + len; + for (; it + step <=3D end;) + { + vint8m1_t v0 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v1 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v2 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v3 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v4 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v5 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v6 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v7 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v8 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v9 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v10 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v11 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v12 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v13 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v14 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + vint8m1_t v15 =3D __riscv_vle8_v_i8m1 ((void *) it, vl); + it +=3D vl; + + asm volatile("nop" ::: "memory"); + vint16m2_t vw0 =3D __riscv_vsext_vf2_i16m2 (v0, vl); + vint16m2_t vw1 =3D __riscv_vsext_vf2_i16m2 (v1, vl); + vint16m2_t vw2 =3D __riscv_vsext_vf2_i16m2 (v2, vl); + vint16m2_t vw3 =3D __riscv_vsext_vf2_i16m2 (v3, vl); + vint16m2_t vw4 =3D __riscv_vsext_vf2_i16m2 (v4, vl); + vint16m2_t vw5 =3D __riscv_vsext_vf2_i16m2 (v5, vl); + vint16m2_t vw6 =3D __riscv_vsext_vf2_i16m2 (v6, vl); + vint16m2_t vw7 =3D __riscv_vsext_vf2_i16m2 (v7, vl); + vint16m2_t vw8 =3D __riscv_vsext_vf2_i16m2 (v8, vl); + vint16m2_t vw9 =3D __riscv_vsext_vf2_i16m2 (v9, vl); + vint16m2_t vw10 =3D __riscv_vsext_vf2_i16m2 (v10, vl); + vint16m2_t vw11 =3D __riscv_vsext_vf2_i16m2 (v11, vl); + vint16m2_t vw12 =3D __riscv_vsext_vf2_i16m2 (v12, vl); + vint16m2_t vw13 =3D __riscv_vsext_vf2_i16m2 (v13, vl); + vint16m2_t vw14 =3D __riscv_vsext_vf2_i16m2 (v14, vl); + vint16m2_t vw15 =3D __riscv_vsext_vf2_i16m2 (v15, vl); + + asm volatile("nop" ::: "memory"); + size_t sum0 =3D __riscv_vmv_x_s_i16m2_i16 (vw0); + size_t sum1 =3D __riscv_vmv_x_s_i16m2_i16 (vw1); + size_t sum2 =3D __riscv_vmv_x_s_i16m2_i16 (vw2); + size_t sum3 =3D __riscv_vmv_x_s_i16m2_i16 (vw3); + size_t sum4 =3D __riscv_vmv_x_s_i16m2_i16 (vw4); + size_t sum5 =3D __riscv_vmv_x_s_i16m2_i16 (vw5); + size_t sum6 =3D __riscv_vmv_x_s_i16m2_i16 (vw6); + size_t sum7 =3D __riscv_vmv_x_s_i16m2_i16 (vw7); + size_t sum8 =3D __riscv_vmv_x_s_i16m2_i16 (vw8); + size_t sum9 =3D __riscv_vmv_x_s_i16m2_i16 (vw9); + size_t sum10 =3D __riscv_vmv_x_s_i16m2_i16 (vw10); + size_t sum11 =3D __riscv_vmv_x_s_i16m2_i16 (vw11); + size_t sum12 =3D __riscv_vmv_x_s_i16m2_i16 (vw12); + size_t sum13 =3D __riscv_vmv_x_s_i16m2_i16 (vw13); + size_t sum14 =3D __riscv_vmv_x_s_i16m2_i16 (vw14); + size_t sum15 =3D __riscv_vmv_x_s_i16m2_i16 (vw15); + + sum +=3D sumation (sum0, sum1, sum2, sum3, sum4, sum5, sum6, sum7, s= um8, + sum9, sum10, sum11, sum12, sum13, sum14, sum15); + } + return sum; +} + +/* { dg-final { scan-assembler-not {vmv1r} } } */ +/* { dg-final { scan-assembler-not {vmv2r} } } */ +/* { dg-final { scan-assembler-not {vmv4r} } } */ +/* { dg-final { scan-assembler-not {vmv8r} } } */ +/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-5.c b/gcc/tes= tsuite/gcc.target/riscv/rvv/base/pr112431-5.c new file mode 100644 index 00000000000..b34a835b965 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-5.c @@ -0,0 +1,68 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64d -O3" } */ + +#include "riscv_vector.h" + +size_t __attribute__ ((noinline)) +sumation (size_t sum0, size_t sum1, size_t sum2, size_t sum3, size_t sum4, + size_t sum5, size_t sum6, size_t sum7) +{ + return sum0 + sum1 + sum2 + sum3 + sum4 + sum5 + sum6 + sum7; +} + +size_t +foo (char const *buf, size_t len) +{ + size_t sum =3D 0; + size_t vl =3D __riscv_vsetvlmax_e8m8 (); + size_t step =3D vl * 4; + const char *it =3D buf, *end =3D buf + len; + for (; it + step <=3D end;) + { + vint8m2_t v0 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v1 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v2 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v3 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v4 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v5 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v6 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + vint8m2_t v7 =3D __riscv_vle8_v_i8m2 ((void *) it, vl); + it +=3D vl; + + asm volatile("nop" ::: "memory"); + vint16m4_t vw0 =3D __riscv_vsext_vf2_i16m4 (v0, vl); + vint16m4_t vw1 =3D __riscv_vsext_vf2_i16m4 (v1, vl); + vint16m4_t vw2 =3D __riscv_vsext_vf2_i16m4 (v2, vl); + vint16m4_t vw3 =3D __riscv_vsext_vf2_i16m4 (v3, vl); + vint16m4_t vw4 =3D __riscv_vsext_vf2_i16m4 (v4, vl); + vint16m4_t vw5 =3D __riscv_vsext_vf2_i16m4 (v5, vl); + vint16m4_t vw6 =3D __riscv_vsext_vf2_i16m4 (v6, vl); + vint16m4_t vw7 =3D __riscv_vsext_vf2_i16m4 (v7, vl); + + asm volatile("nop" ::: "memory"); + size_t sum0 =3D __riscv_vmv_x_s_i16m4_i16 (vw0); + size_t sum1 =3D __riscv_vmv_x_s_i16m4_i16 (vw1); + size_t sum2 =3D __riscv_vmv_x_s_i16m4_i16 (vw2); + size_t sum3 =3D __riscv_vmv_x_s_i16m4_i16 (vw3); + size_t sum4 =3D __riscv_vmv_x_s_i16m4_i16 (vw4); + size_t sum5 =3D __riscv_vmv_x_s_i16m4_i16 (vw5); + size_t sum6 =3D __riscv_vmv_x_s_i16m4_i16 (vw6); + size_t sum7 =3D __riscv_vmv_x_s_i16m4_i16 (vw7); + + sum +=3D sumation (sum0, sum1, sum2, sum3, sum4, sum5, sum6, sum7); + } + return sum; +} + +/* { dg-final { scan-assembler-not {vmv1r} } } */ +/* { dg-final { scan-assembler-not {vmv2r} } } */ +/* { dg-final { scan-assembler-not {vmv4r} } } */ +/* { dg-final { scan-assembler-not {vmv8r} } } */ +/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-6.c b/gcc/tes= tsuite/gcc.target/riscv/rvv/base/pr112431-6.c new file mode 100644 index 00000000000..95af07166a3 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-6.c @@ -0,0 +1,51 @@ +/* { dg-do compile } */ +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64d -O3" } */ + +#include "riscv_vector.h" + +size_t __attribute__ ((noinline)) +sumation (size_t sum0, size_t sum1, size_t sum2, size_t sum3) +{ + return sum0 + sum1 + sum2 + sum3; +} + +size_t +foo (char const *buf, size_t len) +{ + size_t sum =3D 0; + size_t vl =3D __riscv_vsetvlmax_e8m8 (); + size_t step =3D vl * 4; + const char *it =3D buf, *end =3D buf + len; + for (; it + step <=3D end;) + { + vint8m4_t v0 =3D __riscv_vle8_v_i8m4 ((void *) it, vl); + it +=3D vl; + vint8m4_t v1 =3D __riscv_vle8_v_i8m4 ((void *) it, vl); + it +=3D vl; + vint8m4_t v2 =3D __riscv_vle8_v_i8m4 ((void *) it, vl); + it +=3D vl; + vint8m4_t v3 =3D __riscv_vle8_v_i8m4 ((void *) it, vl); + it +=3D vl; + + asm volatile("nop" ::: "memory"); + vint16m8_t vw0 =3D __riscv_vsext_vf2_i16m8 (v0, vl); + vint16m8_t vw1 =3D __riscv_vsext_vf2_i16m8 (v1, vl); + vint16m8_t vw2 =3D __riscv_vsext_vf2_i16m8 (v2, vl); + vint16m8_t vw3 =3D __riscv_vsext_vf2_i16m8 (v3, vl); + + asm volatile("nop" ::: "memory"); + size_t sum0 =3D __riscv_vmv_x_s_i16m8_i16 (vw0); + size_t sum1 =3D __riscv_vmv_x_s_i16m8_i16 (vw1); + size_t sum2 =3D __riscv_vmv_x_s_i16m8_i16 (vw2); + size_t sum3 =3D __riscv_vmv_x_s_i16m8_i16 (vw3); + + sum +=3D sumation (sum0, sum1, sum2, sum3); + } + return sum; +} + +/* { dg-final { scan-assembler-not {vmv1r} } } */ +/* { dg-final { scan-assembler-not {vmv2r} } } */ +/* { dg-final { scan-assembler-not {vmv4r} } } */ +/* { dg-final { scan-assembler-not {vmv8r} } } */ +/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/unop_v_constraint-2.c = b/gcc/testsuite/gcc.target/riscv/rvv/base/unop_v_constraint-2.c index 3344d423525..f7a9e58292c 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/base/unop_v_constraint-2.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/unop_v_constraint-2.c @@ -30,7 +30,7 @@ void f1 (void * in, void *out) ** vle16\.v\tv[0-9]+,0\([a-x0-9]+\) ** vsext\.vf2\tv[0-9]+,\s*v[0-9]+ ** ... -** vsext\.vf2\tv[1-9][0-9]?,\s*v[0-9]+,\s*v0.t +** vsext\.vf2\tv[0-9]+,\s*v[0-9]+,\s*v0.t ** vse64\.v\tv[0-9]+,0\([a-x0-9]+\) ** ret */ -- 2.34.1 --_000_MW5PR11MB5908A00F07DE9A0B534CFB85A9102MW5PR11MB5908namp_--