From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by sourceware.org (Postfix) with ESMTPS id 1BCF73858D28 for ; Mon, 24 Apr 2023 11:13:20 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 1BCF73858D28 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1682334801; x=1713870801; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=vBz8kECEeE7YUtczyVD2GqAX95c3eKLLxOA/xKrzwjY=; b=b1q7Fxb44/lM3TFPNbZfpTbd6rdyN2URhC2vyKE0/6Qfath5+PFN8pFu oBNuTwaPKxRz9nhpcgtSIaYl8s9gfklDXE8Xmno8tKkL8xuQSnS9WA4zB YxGU5NnAkNgv+bTvm5Y8nmGOHczqLkZjKbmO7v+4hjovEABOTWf88cjzh 9kBu037IqI9RfKDnRTnRgX+AnQYai8ujCwFthxJToDwopKwsw+ipNdfrH ofP2+Av1YRIJ3jRIAK2IxX2fXQfA3L9v7pJmFMugFAjkiAjculBSI9fDm etX77dyskRSBRrpE8wY8TvyWO5XdwFqacXkcftC9hltk8R8Ry40HepwMq Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10689"; a="374372539" X-IronPort-AV: E=Sophos;i="5.99,222,1677571200"; d="scan'208";a="374372539" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Apr 2023 04:13:13 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10689"; a="782373645" X-IronPort-AV: E=Sophos;i="5.99,222,1677571200"; d="scan'208";a="782373645" Received: from orsmsx602.amr.corp.intel.com ([10.22.229.15]) by FMSMGA003.fm.intel.com with ESMTP; 24 Apr 2023 04:13:13 -0700 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX602.amr.corp.intel.com (10.22.229.15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.23; Mon, 24 Apr 2023 04:13:12 -0700 Received: from ORSEDG602.ED.cps.intel.com (10.7.248.7) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.23 via Frontend Transport; Mon, 24 Apr 2023 04:13:12 -0700 Received: from NAM10-DM6-obe.outbound.protection.outlook.com (104.47.58.101) by edgegateway.intel.com (134.134.137.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.23; Mon, 24 Apr 2023 04:13:12 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nBhtlFAP3INvh6HiqdzPHQj5Nawj4p080QWrRW2y15wnEg/qaw+rF5dPDx3D8kGMdW/h4FL2QY2wweDaguYIYI9iWEGrhlVwaxblaYUvHFuccRmA8riEyma3xxx3XJSrlprKX5mMsfMdKQ9AhurFoVztubWHlcx6sgOckSB5R4MoUUas6aNkd/SpopK0ve2vpo5bdNNcpBOMNl3eTUO1kVK3k8df3rLB6HIGTlRixhPDzGZ3HTgRzsVfQQ7g8wURyi5VuoUYRNo7hvCabEp+zPmIuunv3udYmC2AMFS/JK03QK9OnnK2rYrgCsmt0i2/U0CANHu+vsuj3ODgXQfRqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=c04/sxUXCCLUKxAGTMawH6m9jZKruM+/luOfuc4tNa8=; b=lP61zQd1OltBh5PT5mKFWUnw17rj5V7+BAUZPEsgShIpat0G9Ljti3dyJoOzYF6yr3FeUXP7D17/+1zI9G+uTe653C9JaYSJSRAi3sFLvKOc+rWzH5uN3H7mCEApHrtSM5O+X6mLozogGD8517CGmJJNGSzS3V+iAABui3F8s2Dmq+1Nw2nc9qIAl6ShcHCBz1G5noVTndyq/uqFN2MDCKDLCGa2O/n8psJ0mnJ0wIGIDrshOWRO4DKrrXhAp/7c9I2QESnlo5WIhBDk91WrrP08yKe9eVlvE4srbC4H4S8s+mqB3i+vj8tCMmUuCADG2TPUZ5DAGvLC7/7WNGRc8Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by SJ0PR11MB5679.namprd11.prod.outlook.com (2603:10b6:a03:303::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6319.32; Mon, 24 Apr 2023 11:13:06 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::bbc5:f013:1f53:10a9]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::bbc5:f013:1f53:10a9%6]) with mapi id 15.20.6319.033; Mon, 24 Apr 2023 11:13:06 +0000 From: "Li, Pan2" To: "kito.cheng@sifive.com" CC: gcc-patches , Kito.cheng , "Wang, Yanzhang" , "juzhe.zhong@rivai.ai" Subject: RE: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_equal. Thread-Topic: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_equal. Thread-Index: AQHZYhv3LBPPChL8OkCxTyZOOaPSVq8RfDGAgAAD1iSAABCzYIAiwfHQgAYkJ4A= Date: Mon, 24 Apr 2023 11:13:06 +0000 Message-ID: References: <20230329075222.2888608-1-pan2.li@intel.com>, <20230329085328.3066061-1-pan2.li@intel.com>, <9B82032EFF1CFE76+2023032917352529640913@rivai.ai> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|SJ0PR11MB5679:EE_ x-ms-office365-filtering-correlation-id: 980cf7e5-2f87-42ae-811a-08db44b4e157 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: V2akv2k7XxJgdMN527elsIEu2L1xX94iKQGnMAgyC3aTtXjcDKEV3VUVnomKOQNKQpDi1TJ/Rhcdh9YOPBZgSrFpJs9WRV7zOD21GYj9s6VX4oT7MfDFp779uek5ZeycAEaJIj7Zbr67yHkGSGtbt8nWrv7/i2r4KZvl/9j7OBNIvwed7i4zXkLAzjvSKApovIcL4ISg7w9IsBHHRGW7ShhgkJu1qu8fzV06XhFHxtL1DAP+F1EvPy3wGPfdATCV2nyUemB2nk+wGCDbeBokfoI5iqFRWcFKJEWNDANCeGIXewnmKNsEODh+jK1KLMor07h8uA75OP0CYYwlCck59cHzwf7dgLLN4OjlP+WM2Y9mO7EDbwyhzz0P4tcI4TuaM/RLEGhOO489HmpfrPb0fRFwoY9RU1YOKH4Uyq8WifJQAzLKP3vgFF48TZ1Er9xjZfpBYwYWaqoQLo5t0nMeouKAg93hK/TVCaFpPzqIrlTqtDvu75xQRt2YPCEUQrVrkBPY2eUYXvCDi8YEWVl/+s18jOvY14ocHNLXwHWwK0HhYPteKGdzXoREcXwdoLO80Q4WCLBgktqw1rvhJT6jv+QRJemy4xTKuyjXjbGPxBY= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(366004)(39860400002)(396003)(346002)(376002)(136003)(451199021)(9686003)(53546011)(6506007)(26005)(38070700005)(55016003)(83380400001)(186003)(82960400001)(122000001)(38100700002)(478600001)(66946007)(76116006)(86362001)(64756008)(84970400001)(6916009)(66556008)(66476007)(66446008)(8676002)(8936002)(54906003)(52536014)(5660300002)(71200400001)(7696005)(66899021)(41300700001)(2906002)(4326008)(33656002)(316002);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?0dF60RnBkSes6l+h/BGp75zbavbjs8/1xMUvmjNb2F0wUf+/Dlt5tHjvDgnJ?= =?us-ascii?Q?3CRLdmhJgE2iGsGsjYIZq6ty/Chw/TVSz7veFWyII67t7YqaSOAbVVzBQUnq?= =?us-ascii?Q?DMKXZCm3A6C7i949IdVubutpLwgzRa6BxicPH/z6jU1TDTOdb+S3L2judjib?= =?us-ascii?Q?HbUWc4zJnPSSHFM0bBo0Xr4kxwPYFxvWQKN7cKODBJpe+I4YbH9yC02sg6my?= =?us-ascii?Q?ViWlWDQxwFInyWQTTrEZE+CxZMV2d+LzGRmQLpvBfrqJbwnGOYyTo7l85nol?= =?us-ascii?Q?Kba7HLh9+mUX1FXeJY/Fgi9HeNi0mBcR88MbqXzcifqluQ22MDwNqp9WPfQn?= =?us-ascii?Q?mAvzS4F8GqTWjkj5EUMTxVnauxb3Avwkagn6DenZrYSwNXomqMXxDmoz51ua?= =?us-ascii?Q?Zp4TQtWP3h+nh3SZEpsko1jvB68AKpE7qjrsRXgNhIvUVkZO+kYUiNv7dMF8?= =?us-ascii?Q?Qaxeuhb1m/QAZp/Uz511PzilLwRaEzsZzs7o9IHZm2VBiMs6yvVA9NvR/II5?= =?us-ascii?Q?jXjukmKvPF5ExaR0FQBt/7PQ/1AJrkuxr3koh38wxs7TtB4fuaLDUfpTOYLN?= =?us-ascii?Q?TxRzKJoMGk2Sg7l+tqgpn8jdfB9OLHCEUuZGHeEOLchO5+wF67uzfAJJ4N+a?= =?us-ascii?Q?s5v9vhjVE4BJp3cgtCiOu0+zNGEBkIYsoup/VcLt/3UuOicCu63q9X4qM1o2?= =?us-ascii?Q?VphmEjKD9jga9JTZ3uBEg5zSQDHyCfH/JOvfvD4YgPf94pvTDTJI+xRHYFzm?= =?us-ascii?Q?gi8KssdH/rSI3+QfQhULfGXphHOGiYoo+jHnnwf8RlOjcePwSdTT1jILxwX0?= =?us-ascii?Q?XDGgSxwPcNjYNgR6vY5boExtDwEAY9PZV5WsMeQmVreGmPhgDZtl3q1lNXiJ?= =?us-ascii?Q?ZhQEsFoRGj6WbdPQgU7NMjM9zXAOv4trirT6tYTZhGq8gPZ1iFqSXosD9/ih?= =?us-ascii?Q?VMLDJxNeu3P+sND1YSzFgNiVYQ40tlEumpdfxE7Ecs2bGj1W88js3SCo3ScM?= =?us-ascii?Q?z35EO0E2V6s1qf0sIGss58AB1qVEBcvVXfGzzqsLygTnWkDH91Tdv31HXbZP?= =?us-ascii?Q?l6A9ijpnDIqsDso82H6DC2r+URCFgBVOsNGxnEUHz7//xK+KrXera7Pku9QI?= =?us-ascii?Q?hTIURc6hl+Ro8v4Ss4FJUsbzSnTYI4HilZ3SQ8O8KUpfyE0/GdczhzVrcTZS?= =?us-ascii?Q?sna7KR39Eb7wZn2UISCAp2ZIIlQ6e3kXSUTw6ZWQxvf9dFGO/JPD2VXRyhtp?= =?us-ascii?Q?Hio0OXu2CNKlv6oHjLWkijidsUUhOQlBX+CGnwbdhUMI+5Bx1ncTg5h4lddx?= =?us-ascii?Q?c065IXEGmOsNsDK4OPpvPYgtv9JkE4xJzNEZzE3++8dnv5IzbUio/yv6mFAz?= =?us-ascii?Q?xg9A5m2MpXGEAs6hzQ1Kfw5nGV2RY1EtTYysZdceOY5zZNjKXBXOdiTG/ZuN?= =?us-ascii?Q?p5o9bUCVfSODw9WjwTSHkH6PBqju1kiKCFlrhdSSvZ9f+xK025s2N7+V51CG?= =?us-ascii?Q?7UXBmIowlhitdkR/Rn/HqAxfJMN+rkE5TWSnswTw7lQxj+lEWLQ6gZw/WbnY?= =?us-ascii?Q?bNDbRUI0S6Aj/ZE+4j0=3D?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 980cf7e5-2f87-42ae-811a-08db44b4e157 X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Apr 2023 11:13:06.8004 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: RChv+8aHb5h4Q4wcKBLhw0FJMWBSvhbybpakqPD5HVK4YeV8ow0PH1vZOoKWcHKmA8r0tq+hOOtY69eBVRP19Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR11MB5679 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,KAM_SHORT,RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SCC_5_SHORT_WORD_LINES,SPF_HELO_NONE,SPF_NONE,TXREP,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Hi, Just synced this patch with upstream, and passed the X86 bootstrap and regr= ession test already. Pan -----Original Message----- From: Li, Pan2=20 Sent: Thursday, April 20, 2023 9:57 PM To: kito.cheng@sifive.com Cc: gcc-patches ; Kito.cheng ; Wang, Yanzhang ; juzhe.zhong@rivai.ai Subject: RE: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_eq= ual. Hi Kito, There is one patch reviewed already and I suppose it will be ok after GCC 1= 4 open. Could you please help to double check about it? Pann -----Original Message----- From: Gcc-patches On = Behalf Of Li, Pan2 via Gcc-patches Sent: Wednesday, March 29, 2023 6:39 PM To: juzhe.zhong@rivai.ai; rguenther Cc: gcc-patches ; Kito.cheng ; Wang, Yanzhang Subject: RE: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_eq= ual. Cool. Thank you all for this, have a nice day! Pan From: juzhe.zhong@rivai.ai Sent: Wednesday, March 29, 2023 5:35 PM To: rguenther ; Li, Pan2 Cc: gcc-patches ; Kito.cheng ; Wang, Yanzhang Subject: Re: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_eq= ual. Thanks Richard && Pan. Pan has passed the bootstrap and I will merge this patch when GCC 14 is ope= n (I have write access now). ________________________________ juzhe.zhong@rivai.ai From: Richard Biener Date: 2023-03-29 17:24 To: pan2.li CC: gcc-patches; juzhe.zhong; kito.cheng; yanzhang.wang Subject: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_equal. On Wed, 29 Mar 2023, pan2.li@intel.com wrote: > From: Pan Li > > > In most architecture the precision_size of vbool*_t types are=20 > caculated like as the multiple of the type size. For example: > precision_size =3D type_size * 8 (aka, bit count per bytes). > > Unfortunately, some architecture like RISC-V will adjust the=20 > precision_size for the vbool*_t in order to align the ISA. For example as= below. > type_size =3D [1, 1, 1, 1, 2, 4, 8] > precision_size =3D [1, 2, 4, 8, 16, 32, 64] > > Then the precision_size of RISC-V vbool*_t will not be the multiple of=20 > the type_size. This PATCH try to enrich this case when comparing the vn_r= eference. > > Given we have the below code: > void test_vbool8_then_vbool16(int8_t * restrict in, int8_t * restrict out= ) { > vbool8_t v1 =3D *(vbool8_t*)in; > vbool16_t v2 =3D *(vbool16_t*)in; > > *(vbool8_t*)(out + 100) =3D v1; > *(vbool16_t*)(out + 200) =3D v2; > } > > Before this PATCH: > csrr t0,vlenb > slli t1,t0,1 > csrr a3,vlenb > sub sp,sp,t1 > slli a4,a3,1 > add a4,a4,sp > addi a2,a1,100 > vsetvli a5,zero,e8,m1,ta,ma > sub a3,a4,a3 > vlm.v v24,0(a0) > vsm.v v24,0(a2) > vsm.v v24,0(a3) > addi a1,a1,200 > csrr t0,vlenb > vsetvli a4,zero,e8,mf2,ta,ma > slli t1,t0,1 > vlm.v v24,0(a3) > vsm.v v24,0(a1) > add sp,sp,t1 > jr ra > > After this PATCH: > addi a3,a1,100 > vsetvli a4,zero,e8,m1,ta,ma > addi a1,a1,200 > vlm.v v24,0(a0) > vsm.v v24,0(a3) > vsetvli a5,zero,e8,mf2,ta,ma > vlm.v v24,0(a0) > vsm.v v24,0(a1) > ret OK if this passes bootstrap / regtest. Thanks, Richard. > PR 109272 > > gcc/ChangeLog: > > * tree-ssa-sccvn.cc (vn_reference_eq): > > gcc/testsuite/ChangeLog: > > * gcc.target/riscv/rvv/base/pr108185-4.c: > * gcc.target/riscv/rvv/base/pr108185-5.c: > * gcc.target/riscv/rvv/base/pr108185-6.c: > > Signed-off-by: Pan Li > > --- > .../gcc.target/riscv/rvv/base/pr108185-4.c | 2 +- > .../gcc.target/riscv/rvv/base/pr108185-5.c | 2 +- > .../gcc.target/riscv/rvv/base/pr108185-6.c | 2 +- > gcc/tree-ssa-sccvn.cc | 20 +++++++++++++++++++ > 4 files changed, 23 insertions(+), 3 deletions(-) > > diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-4.c > b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-4.c > index ea3c360d756..e70284fada8 100644 > --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-4.c > +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-4.c > @@ -65,4 +65,4 @@ test_vbool8_then_vbool64(int8_t * restrict in,=20 > int8_t * restrict out) { > /* { dg-final { scan-assembler-times=20 > {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times=20 > {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times=20 > {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > -/* { dg-final { scan-assembler-times=20 > {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 15 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-5.c > b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-5.c > index 9fc659d2402..575a7842cdf 100644 > --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-5.c > +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-5.c > @@ -65,4 +65,4 @@ test_vbool16_then_vbool64(int8_t * restrict in,=20 > int8_t * restrict out) { > /* { dg-final { scan-assembler-times=20 > {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times=20 > {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times=20 > {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > -/* { dg-final { scan-assembler-times=20 > {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 14 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-6.c > b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-6.c > index 98275e5267d..95a11d37016 100644 > --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-6.c > +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-6.c > @@ -65,4 +65,4 @@ test_vbool32_then_vbool64(int8_t * restrict in,=20 > int8_t * restrict out) { > /* { dg-final { scan-assembler-times=20 > {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times=20 > {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times=20 > {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > -/* { dg-final { scan-assembler-times=20 > {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 13 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > diff --git a/gcc/tree-ssa-sccvn.cc b/gcc/tree-ssa-sccvn.cc index > 6b8d38b270c..567df3cb2c6 100644 > --- a/gcc/tree-ssa-sccvn.cc > +++ b/gcc/tree-ssa-sccvn.cc > @@ -799,6 +799,26 @@ vn_reference_eq (const_vn_reference_t const vr1, con= st_vn_reference_t const vr2) > && (TYPE_PRECISION (vr2->type) > !=3D TREE_INT_CST_LOW (TYPE_SIZE (vr2->type)))) > return false; > + else if (VECTOR_BOOLEAN_TYPE_P (vr1->type) > + && VECTOR_BOOLEAN_TYPE_P (vr2->type)) > + { > + /* Vector boolean types can have padding, verify we are dealing=20 > + with the same number of elements, aka the precision of the types. > + For example, In most architecture the precision_size of vbool*_t=20 > + types are caculated like below: > + precision_size =3D type_size * 8 > + > + Unfortunately, the RISC-V will adjust the precision_size for the=20 > + vbool*_t in order to align the ISA as below: > + type_size =3D [1, 1, 1, 1, 2, 4, 8] > + precision_size =3D [1, 2, 4, 8, 16, 32, 64] > + > + Then the precision_size of RISC-V vbool*_t will not be the multiple=20 > + of the type_size. We take care of this case consolidated here. */ > + if (maybe_ne (TYPE_VECTOR_SUBPARTS (vr1->type), > + TYPE_VECTOR_SUBPARTS (vr2->type))) return false; > + } > > i =3D 0; > j =3D 0; > -- Richard Biener > SUSE Software Solutions Germany GmbH, Frankenstrasse 146, 90461 Nuernberg, = Germany; GF: Ivo Totev, Andrew Myers, Andrew McDonald, Boudien Moerman; HRB= 36809 (AG Nuernberg)