From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by sourceware.org (Postfix) with ESMTPS id 444263858D39 for ; Mon, 6 Mar 2023 14:59:27 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 444263858D39 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1678114767; x=1709650767; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=MgsKkmfFid/BrE20D/Yn6pYAXNgx0/6//2Iz5raUQUY=; b=PA15unq1HYYNxX6HpfaA73YlfDLHFnu7Jv1KFRYbT8lMWr0y+e0TBXqe +58qKKlBMxIWflrGN234WV9zVK8mInqukJhnx1Jnv+o3vE4lNxEHDW1/Y EGb82zCVOOwdLnT1Y+32GdvoTsZ5NhJl5RfNuVIUvEc9Nb0qZbWq7GoHB 8uFwAizUfpbJJOdfj2CLw6Zw0DZnQJypMBPCC0C1znNQV6VIkI6HYChQR CQh1AuGvrb1FQ/cIiICtM7h3+E889aDFuoG2plDoavZHYZT6iHcmeK8Ri Nsu50V8nPHU1MtZock2/esaBB+sQQ1mDR2CZ9dKMshbHmGUdMsweXU4NQ Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10641"; a="400394561" X-IronPort-AV: E=Sophos;i="5.98,238,1673942400"; d="scan'208";a="400394561" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Mar 2023 06:59:26 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10641"; a="626179436" X-IronPort-AV: E=Sophos;i="5.98,238,1673942400"; d="scan'208";a="626179436" Received: from orsmsx601.amr.corp.intel.com ([10.22.229.14]) by orsmga003.jf.intel.com with ESMTP; 06 Mar 2023 06:59:25 -0800 Received: from orsmsx611.amr.corp.intel.com (10.22.229.24) by ORSMSX601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 6 Mar 2023 06:59:25 -0800 Received: from orsmsx610.amr.corp.intel.com (10.22.229.23) by ORSMSX611.amr.corp.intel.com (10.22.229.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Mon, 6 Mar 2023 06:59:25 -0800 Received: from orsedg603.ED.cps.intel.com (10.7.248.4) by orsmsx610.amr.corp.intel.com (10.22.229.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Mon, 6 Mar 2023 06:59:25 -0800 Received: from NAM02-SN1-obe.outbound.protection.outlook.com (104.47.57.45) by edgegateway.intel.com (134.134.137.100) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.21; Mon, 6 Mar 2023 06:59:24 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Fu42h7PDYFHh2JDjX5tHQouIyxmFXCjlHwyr5BJVw8CR5gwATVIJ6WyFvX1XXZEdfNs/99bi6mFuoENhzWsd11+/zRmh/U/rfYLF35hxtBF/N5A7Z+qpAszHl5TiLajEcGi/Y0GY5N4D1/gwmq3coE6qT2pTsTI9eSt+zuVgVGREEvBn8tXqgVsvErp/7vzNYblzJ4yjFGiP26fyZRhwX9JjXbzGMf58xbicmW8ebW5LReBhNhsPzByPvXJVenUMKhpP5SVriNJGHK+oBh8oVDfDIwczpBsvw/jywpOHWmN2N0I0M09HUhZmPTXFeWCtGfv2XUJLi0WV6Jw4f8NLwg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=987VLdXuuV/82sRU4xZqsGyhvYYX77emJcDaOs4hyX8=; b=VsY/Hqth3hEXdC7aIf/1/95YwBDeHruzrmNm35YyC5Xm5iqWLTXlUrAfOLkTQFvJGYPi2NK1oyM2f5rqUqJ8xtWTthlVpMH9+QhFx7PTi/m3o2eY/6sHdyrqbjTU2rqE9ltJW7f/aMJAVV3ozgz21Cjb0uE3ezHa1t7VgLij+TVJk3Y6/0ABTBOiOpbkH9fuWd2LVXSLzk676zPzPB1Uy/wbdWPf1xf2hu/eHYLqpNvBcb0AQAjpzrxq9NWkmZC3t0OdiwcVFTBjFN7OxeAo6ZNGlr0pFxqxsJz+6C3PK3XQgCoUCv2QBAhHLQV4OQgPNG5QitVYhVN+sY9lSqkqbQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by DM8PR11MB5688.namprd11.prod.outlook.com (2603:10b6:8:23::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6156.28; Mon, 6 Mar 2023 14:59:22 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719%8]) with mapi id 15.20.6156.023; Mon, 6 Mar 2023 14:59:21 +0000 From: "Li, Pan2" To: Richard Sandiford CC: "gcc-patches@gcc.gnu.org" , "juzhe.zhong@rivai.ai" , "kito.cheng@sifive.com" , "rguenther@suse.de" Subject: RE: [PATCH v3] RISC-V: Bugfix for rvv bool mode precision adjustment Thread-Topic: [PATCH v3] RISC-V: Bugfix for rvv bool mode precision adjustment Thread-Index: AQHZTXhWuGWxSBeS7UWEVFXCVJVD7K7t1gB6gAAAf2A= Date: Mon, 6 Mar 2023 14:59:21 +0000 Message-ID: References: <20230303023141.125126-1-pan2.li@intel.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|DM8PR11MB5688:EE_ x-ms-office365-filtering-correlation-id: 0b097307-0387-4549-d2aa-08db1e535e32 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: /PMwDf3cgjBY2UuDceWNOJBll/mg2zvHiDvTha3fQJhtUnWxQ2fXiuqcAG8b3kYBhQa5mL22gBKENRCpbMijx/kCMJcF06DrmfTuGPzX/M8VlWqtBMdMyBzK8gVOQJuAFbGDkAhBA7gHTsKPxJdm6jcaMq3DBrI+eWsb7VbQOKpOWDsrMp+10kSuIhykIImgnuXEytoKS8zVgy2YqhLWB4Cs8ff5p5DNGbiBi5cs42LmVgYkx16X3fInxTm4OYKxQwDiZ85EUGY9N0dFtkZ2SORMPAOVQf9FWGSO2VLwAmcXWDQLChJLmJmVm2kQIq7HMuocmSGNvPP3QMJO0IfjK6TaGSZHDyHVPoUM+8xAoDUrJU1ujwiWdVq1VJRkT1hkdW0J7tV1QM/yf+HYoGpwSWOpNqJbyD2xd1Ywja2y5EWNbvw82vQuJ+39CnpXnPS1Lq5GecLKKuRp4YiiXnPnV17moKWfLuQKPa/agCCPZnztS0zLn/HjPQBVCBr/5bO1q3nc1FhSXJha9Bl0INKUqP4UgmxNDba0RSGY4Uc6WH7ZwoF+oNwDxhE4P3FFE+8lmE+Cm2REVVHKvy//Xnwrfa9RBd3XXKJByT43ssxzctbAXQhEToL8hpI4BQd0djlMeveq1kTqiXdOk7hMp/7KxYyOu8Yy1E5hrVtFLBWXqj0aX2QDXLPNfuT4VP7O5eUR x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230025)(136003)(366004)(376002)(39860400002)(396003)(346002)(451199018)(82960400001)(86362001)(38070700005)(122000001)(38100700002)(66476007)(33656002)(5660300002)(30864003)(2906002)(66446008)(4326008)(76116006)(8936002)(64756008)(6916009)(8676002)(66946007)(66556008)(41300700001)(52536014)(9686003)(186003)(26005)(53546011)(83380400001)(6506007)(54906003)(55016003)(478600001)(316002)(7696005)(71200400001)(966005)(84970400001)(579004)(559001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?FPZLVBH3iz7u5QSwekOklNHWorsZ+T1DdA/dFXMhCUSXa+aQdstoIREK+Z/2?= =?us-ascii?Q?jfDVkxQJBuhl9uXZJA2Y8xM7P2sFyD8AoYmchcc/IaK011ngjLxewpGcymAZ?= =?us-ascii?Q?rfbJAKvHz+oK0XLNvMBHHVeiyHDkskQEUsvDzOjwT2rzJwdKzMO8xNYpx1VJ?= =?us-ascii?Q?rLlkQ4xrZe7tcC3eBxDPUCwirs1TK5ql3Vb0Dj/dNYnlkY4MXRzbK2mFTpfl?= =?us-ascii?Q?55Jh6jjjcgfLK9wya3HJcJdJGn5Ol5hdoVfFc30JtqOqY/Q5ea4WB7gcVR9m?= =?us-ascii?Q?bAPKE7UaKV+5wJWIOPPZmkQtNwKBQ+mCZEQZ55BB2AWISMBEC35P0pb3dP4h?= =?us-ascii?Q?EAQSfJJk7SmveX4a1ip1Pl1MQbZUV1OuQHzkkoJnIEeKTBJeNkWPt+PfKHer?= =?us-ascii?Q?zv73OMMH0ZTe6HS/PtN5mNd6vW79ZgmzlCQzJHrZfvlYZphDdTVY2yv72o9j?= =?us-ascii?Q?Z4kP9I8LLwfOqT9D3CeSbSRTUwR8uz4WRemAg8Z12jJHDzJrv2Mfd+Xn+cdW?= =?us-ascii?Q?wpjml4v3Tu6UMDsqiFt9eytXguy0RKVkY4sIPHf65eV66rPLrypW8Gp/tK/p?= =?us-ascii?Q?++XRQw/n678XfveqqwEA0+aH6oDKxHgSwdA5ry1JStXStQQln58Y6ssGsk4a?= =?us-ascii?Q?EfyMfHlfZiWr9eprHHNwaPt3cB78ovIlFKgUcydtsixhxgRE4553v6EZgeRv?= =?us-ascii?Q?POgToU5jWMVM5jCjzPTsftlqFXpbn5IE05+v5XFYPv6SjaynyeH9YJsPmDnJ?= =?us-ascii?Q?2PKk56wTijeA9gXGAKDEExrV9hVjrt2chBIa1whLmsuvcxYaQuG3i7d3alZl?= =?us-ascii?Q?cDOAoJw6fAZUBv7dVrfUwsvLYc+5P52wBL81ZvQ6s1JqVDm8z69wGTSgLmUu?= =?us-ascii?Q?jT+JtoPzYGO7HuqXZ9qV/uQi7ev+pc80X3ci/YOxKm6894VLzZpNeQbVJfRw?= =?us-ascii?Q?8mBmoa58cBRfC/PBM2SFrAZErNVe/amhF+jgRN2hUbB2naEI5BD8dQ3/h/6n?= =?us-ascii?Q?par88IaC51DkC0f6WAe7Pw6dRSFvtMjnc0+X2L+fWtd3fIW737bsnFRLzPmX?= =?us-ascii?Q?/w7U172wvKDVz74lgBF1pW4dnEiCnS9+M3Fwk3vDR/0lVgtJPDlhDRofwySk?= =?us-ascii?Q?Rzh0BnMLX+WQ/mfJK76p9PbcVSrriqICM7lx8jmGrCiWrE1urrfFSBHZf8z0?= =?us-ascii?Q?m10+Sjn9ewzqkJBlJtp7dt/07keQ+fAop88wJQyyofUXrdUAhs1yekLfREYc?= =?us-ascii?Q?8L5rGsgEPjIY/rZxa/3OxFDR1tgJkoqUcHqgJubkB19UG4yWq+8TyUIYL9iC?= =?us-ascii?Q?wtVljL8BUX+TbrtK6KDh6lBDw2XiKVxJHry0AV/HBaNPJE5pHASkGxjquuTk?= =?us-ascii?Q?3WiB2HY6hpkXSMODikmfViTUvuKDKkBVjISGPCreok3busprQjxWPF+OBRA3?= =?us-ascii?Q?GgRdNjg4fk1A5yR2/SCDaWGEjos3bbe9EtZNo/+qu4QPeNK+AHfkY+/+d4rD?= =?us-ascii?Q?5P98wtFhYpvfKM8H5eXmX010O3acsvxB72oFT2k+KjvKSwo05WfOAJkxqmJs?= =?us-ascii?Q?Re+yiGxpT5751/N9J0gN4q8Tz4Qj2+nYCAlDQRzc?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0b097307-0387-4549-d2aa-08db1e535e32 X-MS-Exchange-CrossTenant-originalarrivaltime: 06 Mar 2023 14:59:21.4117 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 7j3fnTGQO2Cwp610TioD29nqOB+z0Mt7vcMeqP24/NND8WoJUEURcug5jIMwOBWsUY+Fi88WboVFGiZzxPXtnA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM8PR11MB5688 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-9.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,KAM_SHORT,RCVD_IN_MSPIKE_H2,SCC_10_SHORT_WORD_LINES,SCC_20_SHORT_WORD_LINES,SCC_35_SHORT_WORD_LINES,SCC_5_SHORT_WORD_LINES,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Got it and it makes sense to me from the perspective of the defensive progr= amming. Thanks a lot, and update the PATCH v4 as below link. https://gcc.gnu.org/pipermail/gcc-patches/2023-March/613465.html Pan -----Original Message----- From: Richard Sandiford =20 Sent: Monday, March 6, 2023 9:41 PM To: Li, Pan2 Cc: gcc-patches@gcc.gnu.org; juzhe.zhong@rivai.ai; kito.cheng@sifive.com; r= guenther@suse.de Subject: Re: [PATCH v3] RISC-V: Bugfix for rvv bool mode precision adjustme= nt pan2.li@intel.com writes: > From: Pan Li > > Fix the bug of the rvv bool mode precision with the adjustment. > The bits size of vbool*_t will be adjusted to > [1, 2, 4, 8, 16, 32, 64] according to the rvv spec 1.0 isa. The > adjusted mode precison of vbool*_t will help underlying pass to > make the right decision for both the correctness and optimization. > > Given below sample code: > void test_1(int8_t * restrict in, int8_t * restrict out) > { > vbool8_t v2 =3D *(vbool8_t*)in; > vbool16_t v5 =3D *(vbool16_t*)in; > *(vbool16_t*)(out + 200) =3D v5; > *(vbool8_t*)(out + 100) =3D v2; > } > > Before the precision adjustment: > addi a4,a1,100 > vsetvli a5,zero,e8,m1,ta,ma > addi a1,a1,200 > vlm.v v24,0(a0) > vsm.v v24,0(a4) > // Need one vsetvli and vlm.v for correctness here. > vsm.v v24,0(a1) > > After the precision adjustment: > csrr t0,vlenb > slli t1,t0,1 > csrr a3,vlenb > sub sp,sp,t1 > slli a4,a3,1 > add a4,a4,sp > sub a3,a4,a3 > vsetvli a5,zero,e8,m1,ta,ma > addi a2,a1,200 > vlm.v v24,0(a0) > vsm.v v24,0(a3) > addi a1,a1,100 > vsetvli a4,zero,e8,mf2,ta,ma > csrr t0,vlenb > vlm.v v25,0(a3) > vsm.v v25,0(a2) > slli t1,t0,1 > vsetvli a5,zero,e8,m1,ta,ma > vsm.v v24,0(a1) > add sp,sp,t1 > jr ra > > However, there may be some optimization opportunates after > the mode precision adjustment. It can be token care of in > the RISC-V backend in the underlying separted PR(s). > > PR 108185 > PR 108654 > > gcc/ChangeLog: > > * config/riscv/riscv-modes.def (ADJUST_PRECISION): > * config/riscv/riscv.cc (riscv_v_adjust_precision): > * config/riscv/riscv.h (riscv_v_adjust_precision): > * genmodes.cc (ADJUST_PRECISION): > (emit_mode_adjustments): > > gcc/testsuite/ChangeLog: > > * gcc.target/riscv/pr108185-1.c: New test. > * gcc.target/riscv/pr108185-2.c: New test. > * gcc.target/riscv/pr108185-3.c: New test. > * gcc.target/riscv/pr108185-4.c: New test. > * gcc.target/riscv/pr108185-5.c: New test. > * gcc.target/riscv/pr108185-6.c: New test. > * gcc.target/riscv/pr108185-7.c: New test. > * gcc.target/riscv/pr108185-8.c: New test. > > Signed-off-by: Pan Li > --- > gcc/config/riscv/riscv-modes.def | 8 +++ > gcc/config/riscv/riscv.cc | 12 ++++ > gcc/config/riscv/riscv.h | 1 + > gcc/genmodes.cc | 26 ++++++- > gcc/testsuite/gcc.target/riscv/pr108185-1.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-2.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-3.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-4.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-5.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-6.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-7.c | 68 ++++++++++++++++++ =20 > gcc/testsuite/gcc.target/riscv/pr108185-8.c | 77 +++++++++++++++++++++ > 12 files changed, 598 insertions(+), 2 deletions(-) create mode=20 > 100644 gcc/testsuite/gcc.target/riscv/pr108185-1.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-2.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-3.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-4.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-5.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-6.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-7.c > create mode 100644 gcc/testsuite/gcc.target/riscv/pr108185-8.c > > diff --git a/gcc/config/riscv/riscv-modes.def=20 > b/gcc/config/riscv/riscv-modes.def > index d5305efa8a6..110bddce851 100644 > --- a/gcc/config/riscv/riscv-modes.def > +++ b/gcc/config/riscv/riscv-modes.def > @@ -72,6 +72,14 @@ ADJUST_BYTESIZE (VNx16BI, riscv_vector_chunks *=20 > riscv_bytes_per_vector_chunk); ADJUST_BYTESIZE (VNx32BI,=20 > riscv_vector_chunks * riscv_bytes_per_vector_chunk); ADJUST_BYTESIZE=20 > (VNx64BI, riscv_v_adjust_nunits (VNx64BImode, 8)); > =20 > +ADJUST_PRECISION (VNx1BI, riscv_v_adjust_precision (VNx1BImode, 1));=20 > +ADJUST_PRECISION (VNx2BI, riscv_v_adjust_precision (VNx2BImode, 2));=20 > +ADJUST_PRECISION (VNx4BI, riscv_v_adjust_precision (VNx4BImode, 4));=20 > +ADJUST_PRECISION (VNx8BI, riscv_v_adjust_precision (VNx8BImode, 8));=20 > +ADJUST_PRECISION (VNx16BI, riscv_v_adjust_precision (VNx16BImode,=20 > +16)); ADJUST_PRECISION (VNx32BI, riscv_v_adjust_precision=20 > +(VNx32BImode, 32)); ADJUST_PRECISION (VNx64BI,=20 > +riscv_v_adjust_precision (VNx64BImode, 64)); > + > /* > | Mode | MIN_VLEN=3D32 | MIN_VLEN=3D32 | MIN_VLEN=3D64 | MIN_V= LEN=3D64 | > | | LMUL | SEW/LMUL | LMUL | SEW/LMUL = | > diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc=20 > index f11b7949a49..ac5c2527fde 100644 > --- a/gcc/config/riscv/riscv.cc > +++ b/gcc/config/riscv/riscv.cc > @@ -1003,6 +1003,18 @@ riscv_v_adjust_nunits (machine_mode mode, int scal= e) > return scale; > } > =20 > +/* Call from ADJUST_PRECISION in riscv-modes.def. Return the correct > + PRECISION size for corresponding machine_mode. */ > + > +poly_int64 > +riscv_v_adjust_precision (machine_mode mode, int scale) { > + if (riscv_v_ext_vector_mode_p (mode)) > + return riscv_vector_chunks * scale; > + > + return scale; > +} > + > /* Return true if X is a valid address for machine mode MODE. If it is, > fill in INFO appropriately. STRICT_P is true if REG_OK_STRICT is in > effect. */ > diff --git a/gcc/config/riscv/riscv.h b/gcc/config/riscv/riscv.h index=20 > 5bc7f2f467d..15b9317a8ce 100644 > --- a/gcc/config/riscv/riscv.h > +++ b/gcc/config/riscv/riscv.h > @@ -1025,6 +1025,7 @@ extern unsigned riscv_stack_boundary; extern=20 > unsigned riscv_bytes_per_vector_chunk; extern poly_uint16=20 > riscv_vector_chunks; extern poly_int64 riscv_v_adjust_nunits (enum=20 > machine_mode, int); > +extern poly_int64 riscv_v_adjust_precision (enum machine_mode, int); > /* The number of bits and bytes in a RVV vector. */ #define=20 > BITS_PER_RISCV_VECTOR (poly_uint16 (riscv_vector_chunks *=20 > riscv_bytes_per_vector_chunk * 8)) #define BYTES_PER_RISCV_VECTOR=20 > (poly_uint16 (riscv_vector_chunks * riscv_bytes_per_vector_chunk))=20 > diff --git a/gcc/genmodes.cc b/gcc/genmodes.cc index=20 > 2d418f09aab..4b262040ff8 100644 > --- a/gcc/genmodes.cc > +++ b/gcc/genmodes.cc > @@ -114,6 +114,7 @@ static struct mode_adjust *adj_alignment; static=20 > struct mode_adjust *adj_format; static struct mode_adjust *adj_ibit; =20 > static struct mode_adjust *adj_fbit; > +static struct mode_adjust *adj_precision; > =20 > /* Mode class operations. */ > static enum mode_class > @@ -819,6 +820,7 @@ make_vector_mode (enum mode_class bclass, > #define ADJUST_NUNITS(M, X) _ADD_ADJUST (nunits, M, X, RANDOM, RANDOM= ) > #define ADJUST_BYTESIZE(M, X) _ADD_ADJUST (bytesize, M, X, RANDOM,=20 > RANDOM) #define ADJUST_ALIGNMENT(M, X) _ADD_ADJUST (alignment, M, X,=20 > RANDOM, RANDOM) > +#define ADJUST_PRECISION(M, X) _ADD_ADJUST (precision, M, X, RANDOM,=20 > +RANDOM) > #define ADJUST_FLOAT_FORMAT(M, X) _ADD_ADJUST (format, M, X, FLOAT, F= LOAT) > #define ADJUST_IBIT(M, X) _ADD_ADJUST (ibit, M, X, ACCUM, UACCUM) =20 > #define ADJUST_FBIT(M, X) _ADD_ADJUST (fbit, M, X, FRACT, UACCUM) @@=20 > -1794,6 +1796,7 @@ emit_real_format_for_mode (void) static void =20 > emit_mode_adjustments (void) { > + int c; > struct mode_adjust *a; > struct mode_data *m; > =20 > @@ -1829,8 +1832,9 @@ emit_mode_adjustments (void) > " (mode_precision[E_%smode], mode_nunits[E_%smode]);\n", > m->name, m->name); > printf (" mode_precision[E_%smode] =3D ps * old_factor;\n", m->= name); > - printf (" mode_size[E_%smode] =3D exact_div (mode_precision[E_%= smode]," > - " BITS_PER_UNIT);\n", m->name, m->name); > + printf (" if (!multiple_p (mode_precision[E_%smode]," > + " BITS_PER_UNIT, &mode_size[E_%smode]))\n", m->name, m->name); > + printf (" mode_size[E_%smode] =3D -1;\n", m->name); > printf (" mode_nunits[E_%smode] =3D ps;\n", m->name); > printf (" adjust_mode_mask (E_%smode);\n", m->name); > printf (" }\n"); > @@ -1963,6 +1967,24 @@ emit_mode_adjustments (void) > printf ("\n /* %s:%d */\n REAL_MODE_FORMAT (E_%smode) =3D %s;\n", > a->file, a->line, a->mode->name, a->adjustment); > =20 > + /* Adjust precision to the actual bits size. */ > + for (a =3D adj_precision; a; a =3D a->next) > + switch (a->mode->cl) > + { > + case MODE_VECTOR_BOOL: > + printf ("\n /* %s:%d. */\n ps =3D %s;\n", a->file, a->line, > + a->adjustment); > + printf (" mode_precision[E_%smode] =3D ps;\n", a->mode->name); > + break; > + default: > + break; Sorry for not noticing earlier, but I think the default case should be: internal_error ("invalid use of ADJUST_PRECISION"); /* NOTREACHED */ so that we don't just silently ignore ADJUST_PRECISIONs. (No need for a br= eak afterwards.) The genmodes.cc part is OK with that change, thanks. Richard > + } > + > + /* Ensure there is no mode size equals -1. */ > + for_all_modes (c, m) > + printf ("\n gcc_assert (maybe_ne (mode_size[E_%smode], -1));\n", > + m->name, m->name); > + > puts ("}"); > } > =20 > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-1.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-1.c > new file mode 100644 > index 00000000000..e70960c5b6d > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-1.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool1_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool1_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 18 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-2.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-2.c > new file mode 100644 > index 00000000000..dcc7a644a88 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-2.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool2_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 17 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-3.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-3.c > new file mode 100644 > index 00000000000..3af0513e006 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-3.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool4_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 16 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-4.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-4.c > new file mode 100644 > index 00000000000..ea3c360d756 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-4.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool8_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 15 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-5.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-5.c > new file mode 100644 > index 00000000000..9fc659d2402 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-5.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool16_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 14 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-6.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-6.c > new file mode 100644 > index 00000000000..98275e5267d > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-6.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool32_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 13 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-7.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-7.c > new file mode 100644 > index 00000000000..8f6f0b11f09 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-7.c > @@ -0,0 +1,68 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool64_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 6 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/pr108185-8.c=20 > b/gcc/testsuite/gcc.target/riscv/pr108185-8.c > new file mode 100644 > index 00000000000..d96959dd064 > --- /dev/null > +++ b/gcc/testsuite/gcc.target/riscv/pr108185-8.c > @@ -0,0 +1,77 @@ > +/* { dg-do compile } */ > +/* { dg-options "-march=3Drv64gcv -mabi=3Dlp64 -O3" } */ > + > +#include "riscv_vector.h" > + > +void > +test_vbool1_then_vbool1(int8_t * restrict in, int8_t * restrict out) { > + vbool1_t v1 =3D *(vbool1_t*)in; > + vbool1_t v2 =3D *(vbool1_t*)in; > + > + *(vbool1_t*)(out + 100) =3D v1; > + *(vbool1_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool2_then_vbool2(int8_t * restrict in, int8_t * restrict out) { > + vbool2_t v1 =3D *(vbool2_t*)in; > + vbool2_t v2 =3D *(vbool2_t*)in; > + > + *(vbool2_t*)(out + 100) =3D v1; > + *(vbool2_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool4_then_vbool4(int8_t * restrict in, int8_t * restrict out) { > + vbool4_t v1 =3D *(vbool4_t*)in; > + vbool4_t v2 =3D *(vbool4_t*)in; > + > + *(vbool4_t*)(out + 100) =3D v1; > + *(vbool4_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool8_then_vbool8(int8_t * restrict in, int8_t * restrict out) { > + vbool8_t v1 =3D *(vbool8_t*)in; > + vbool8_t v2 =3D *(vbool8_t*)in; > + > + *(vbool8_t*)(out + 100) =3D v1; > + *(vbool8_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool16_then_vbool16(int8_t * restrict in, int8_t * restrict out) { > + vbool16_t v1 =3D *(vbool16_t*)in; > + vbool16_t v2 =3D *(vbool16_t*)in; > + > + *(vbool16_t*)(out + 100) =3D v1; > + *(vbool16_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool32_then_vbool32(int8_t * restrict in, int8_t * restrict out) { > + vbool32_t v1 =3D *(vbool32_t*)in; > + vbool32_t v2 =3D *(vbool32_t*)in; > + > + *(vbool32_t*)(out + 100) =3D v1; > + *(vbool32_t*)(out + 200) =3D v2; > +} > + > +void > +test_vbool64_then_vbool64(int8_t * restrict in, int8_t * restrict out) { > + vbool64_t v1 =3D *(vbool64_t*)in; > + vbool64_t v2 =3D *(vbool64_t*)in; > + > + *(vbool64_t*)(out + 100) =3D v1; > + *(vbool64_t*)(out + 200) =3D v2; > +} > + > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*m1,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf2,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf4,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,\s*mf8,\s*ta,\s*ma} 1 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 7 } } */ > +/* { dg-final { scan-assembler-times=20 > +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 14 } } */