From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by sourceware.org (Postfix) with ESMTPS id A405D3858D1E for ; Wed, 29 Mar 2023 10:38:43 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org A405D3858D1E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1680086323; x=1711622323; h=from:to:cc:subject:date:message-id:references: in-reply-to:mime-version; bh=0kvwOM0i9UUqIOhwIqo2l9l+SBJS6iq1wb+cRsPMCw0=; b=Ad1v+E/0IVItv3qHhW2BPD6K5V049p6jFcTCiP13BOrdfS4Argv3xDHv BlZKIEnZ4XyTKstb893bT5MzzoVpII1cwUfCsrAms5XiiS878wcbsjN41 105rfDW/QRFkjYUsdInqyfige6+uWlWupnVTAPPj+3QnRCUSzHBn1Fvd3 3o3i2djkyqgqmzZt6DYJy+D3PtAjlm98UTC1yvt2cEiZC0MHhmzTNm6NT j22FT8NmSE4Wpl59Aoa6HL6gpCtINi31Ntfl/8sPBImZZaP0pWtn6Vz2d WOK/rWMCzmgLKrm48Sg6fMjb6WatBQor7pQgUuSkoXlEhPNGq8Tu9BnK5 g==; X-IronPort-AV: E=McAfee;i="6600,9927,10663"; a="368612447" X-IronPort-AV: E=Sophos;i="5.98,300,1673942400"; d="scan'208,217";a="368612447" Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 29 Mar 2023 03:38:42 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10663"; a="827844611" X-IronPort-AV: E=Sophos;i="5.98,300,1673942400"; d="scan'208,217";a="827844611" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by fmsmga001.fm.intel.com with ESMTP; 29 Mar 2023 03:38:41 -0700 Received: from fmsmsx611.amr.corp.intel.com (10.18.126.91) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Wed, 29 Mar 2023 03:38:41 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx611.amr.corp.intel.com (10.18.126.91) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Wed, 29 Mar 2023 03:38:41 -0700 Received: from fmsedg601.ED.cps.intel.com (10.1.192.135) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Wed, 29 Mar 2023 03:38:41 -0700 Received: from NAM12-MW2-obe.outbound.protection.outlook.com (104.47.66.42) by edgegateway.intel.com (192.55.55.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.21; Wed, 29 Mar 2023 03:38:34 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LDZpZ0v4FaOvL5D0C9XBI8fD7n7dj3pB/iD1Qg7y9jua2whtcGy92d81TD1aqinSDVs/p5kTtIVhnpPecYPTm88/Mhb21iD5uPvTcM/Yv7cgajrRopM0XiPwjs+cXt0aRIewcgpYxFnYERGXTO8yWyWuzsydPtuXgX1TOyQSMpVNdiMgcePlWv+twKqR6FmvF9sN7vxML3zv6WaUrYcAaQFShjPMdnUykgEsiRtb+Dbbv/WO0/tZbKZ+rqop/EWNz8bkLl8dB1/qINHZbsM251ixJQvhUfD+pnFlp7fYA/R3X/sbA/HUNw+S+DGo1sKMOK9eJlJOe/IgncPnmOEKwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=s5awNyKsfg0BMe01qEyn9KeKuFeeWIZL6NdU/0s/Yo8=; b=VEUhdouLhoALLkza9VbFjnXBJNK6WhvPoyrUV/FF5+u1Ar8xoO7tb3O2Sgiqy1keEJasxQHSdVzKR+e+3VcRdaUhfZP9td2AzysXXQB3HQJla5kilKhk4AFN1bbImEEG29CXfm7bkc4t+xKJ40a49COM4JG6Iov7eKAXNgoMHIVSAc8qcrL1DKG4fX7rkp+9EmLWdaSC8DlQ+4RT7cXMHZzGA7qKXMSRRhNRqFfv1yOPqmSVOSqudhxzVUuurshWC8E/TeFZ6zmCXeV/0xBz7Uoq9oe5lQw+H3eWJtFCs8q0lMssuQVs2ady0WEZOT13+AIWEvG8rQjtpzR/dEnyBg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by PH8PR11MB6925.namprd11.prod.outlook.com (2603:10b6:510:227::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6222.35; Wed, 29 Mar 2023 10:38:32 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719%8]) with mapi id 15.20.6222.030; Wed, 29 Mar 2023 10:38:31 +0000 From: "Li, Pan2" To: "juzhe.zhong@rivai.ai" , rguenther CC: gcc-patches , Kito.cheng , "Wang, Yanzhang" Subject: RE: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_equal. Thread-Topic: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_equal. Thread-Index: AQHZYhv3LBPPChL8OkCxTyZOOaPSVq8RfDGAgAAD1iSAABCzYA== Date: Wed, 29 Mar 2023 10:38:31 +0000 Message-ID: References: <20230329075222.2888608-1-pan2.li@intel.com>, <20230329085328.3066061-1-pan2.li@intel.com>, <9B82032EFF1CFE76+2023032917352529640913@rivai.ai> In-Reply-To: <9B82032EFF1CFE76+2023032917352529640913@rivai.ai> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|PH8PR11MB6925:EE_ x-ms-office365-filtering-correlation-id: 86cded3b-3120-4661-e550-08db3041bdc7 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: VadCns3AroJ6zzeiDxJDJyAKBoWcgaNq34Kvwna4yKRRyVUDZfUJQyxSdfGCotgnGp0F+7prpQnhRyA6HABk2LqyMxgJU9LziRUQZZKU2yPQWUlIRs0LAIDHEJRNHvG4h1vBbeBDDBhdzMrpaWpXXgq8srSNuTDiP1fmfr/OB4DUt704q+fy6ZZep2LRBAQcZlVXXXoqaE6MzGC9XLFn6V8aOLkXCK9j1iJwUV4iw5MeIvT5LbIb+J75Yv8Jqhumf3cIFEIYb1XmXSnmcPta3FbeACjHxlWRMm/HPybkGBY6dquXru33hCXxNXCVBcOzrR1SdK1Gm3LPuH2cCxZWCQFkonzlxbt+KPJX2e+Wn4jxT1kOcAahX4nqom2F3UHf5BYXoKtjwAoQDFguTTD+iUNmEWVKyH5OSJ9UpZMvsXAp5CPKxPHqRGURaLAiT1TlPzdwpT+liIf7DNEpfEu8b4K4DzAfkHBDsxiq1gOj+aeVxMBL+i+Rau0BuvrwG/yapRKWWgg/7QX7vLnJsHyya4QLBsSWcP+09Ad9YYpslv3LsZ6jTw4jpxMY19Dt6XoDPPwfRKCIrj3d7LVKiBaJ0LZ8t6y1I4ZcwBew9d3jsos= x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(39860400002)(136003)(346002)(376002)(396003)(366004)(451199021)(84970400001)(2906002)(66899021)(83380400001)(5660300002)(71200400001)(41300700001)(110136005)(8936002)(52536014)(76116006)(64756008)(54906003)(4326008)(8676002)(316002)(66476007)(66556008)(55016003)(478600001)(66446008)(66946007)(33656002)(86362001)(7696005)(186003)(122000001)(82960400001)(107886003)(26005)(6506007)(53546011)(9686003)(38100700002)(38070700005);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?fiE38h0TcPi9A7f5YF+CKjNo3E3epaz3RwJSaMHmnr0irc7DC9/lxwNnXuUJ?= =?us-ascii?Q?6PZV1dmaqKb5CXJ/2DEaEeq0bjT91KFfmL7mvbjq3cDwsBjWh/9WBq01m69n?= =?us-ascii?Q?Yhwb4HHpqGgM6pJPr+IP1fS2hv8UB43cijDyVZzshlpkV6tCtbnSTV+4du3/?= =?us-ascii?Q?tfqdVlklhFPStBjG2m3Z5SZke+Uur7cWlCTnGqDyfYYcZDkOR92CbUAf45qy?= =?us-ascii?Q?BS9/IYBwFff3avXM9KGsfkbGbKRu0mBCL9s4bItD8rvqCzog3rm9yQJQW0/4?= =?us-ascii?Q?SJ8FOSuBD6xD3tPlTVyn6rp8y23ml4+g/3iML9gEdcw++8FPcDyZYKlcnTGf?= =?us-ascii?Q?asi2DSI5eqxsWU+2Ox+l8/3uu/ZaEWal4tnC9xOzZYzEkxuEqtWs9PKFym5Q?= =?us-ascii?Q?YBVmv6RJ4MMgC19F3rCNq3tTkBsH83fBsxipWCqV1dOhb+D3UHGpFLZGaiz7?= =?us-ascii?Q?HYJsiCJ5XSjT8fgExtRlMlrGWlTYLSmRInfxkFMHwAoPwbrwqklKK4YqFot5?= =?us-ascii?Q?u2R25+txy7Ztc6IrKlTgH/ZqjaZsbcVganEgiUIymRXWRECYpFnXq6tD3+rU?= =?us-ascii?Q?ba/On8TwRbn8uhhWiuc3YhfgpUvLy6CPhXE7btt89OT3mIgdmJmkYYqPutD3?= =?us-ascii?Q?gqmRY9gCLvm5lDwyiGlkQ25hc2Holj2FMvLRwfqkCbUixr8+FCocAuX8EvbM?= =?us-ascii?Q?KItl3y3+IN614ZzftWSiviSFdSDS3fSzUdcaKA2sfypiTmE7XLdL9l+6z3J7?= =?us-ascii?Q?PybFNn2GHCDwEri/F3NFyFsCvE38Oo9kSe2qN8wB120W3Z5LbnSwA7BplfP/?= =?us-ascii?Q?U1j18OWR2RZPxLzGfaiKLEE+xuprmTtCVDZxoDBtf2mGVGKRo0PLY4QvwonM?= =?us-ascii?Q?4kGt5XDQ11VYt/C+pTtegQj4LkckSZK+c9dTVZK5RzsJWV2ab/vS1GOBv8rZ?= =?us-ascii?Q?iMBORw0hAoH6bJkaU55kxSJo+VvlrrMUMncP3KAEbuorLQ7pxFhrHDqQesZp?= =?us-ascii?Q?SqdTW0h1KtUGZ055a6S1tCjSo5Xi7rYEOBoTs8dUQCnmtW+xbhzGMaKGcUlp?= =?us-ascii?Q?VLV129jhlyoTYCOxvDqHbM9O6lh/i1MnDkq+S7jfLN374M+yEWRVWEk14Qjb?= =?us-ascii?Q?EDL8lMVgGD8B8r4ysAL2oe+2Tv3V0bN8/lFJ6RIm1h4OnjRAYLWBmyWjo/iu?= =?us-ascii?Q?/scXAxDiOtyXNMjezBHhMXOwQceDFxIPLyhY1kGBib+XeZAR3X30AFKJ8PcS?= =?us-ascii?Q?kEB9bTSTh2+b0EwaBhl7vXRyIkV4txfU4jQXUYS8raP5qkmeWZklGVa+q2pi?= =?us-ascii?Q?xYLWiPgn6Yssqog2fR8Zf9OGSBWyDQKh9gMo4DAZ2OhlbH3Dr98crqAqNrbO?= =?us-ascii?Q?znQyLlrBqHx9Svszu1qmufgiX0PfHzVz1en980JyZQePhPqd9BSHsBMiEDWf?= =?us-ascii?Q?hh0GNgqc9HREvwFgy87dTGDfcEYmrekqkskiZaGxdDvKBZ8ZBfUJ3iJWKnbK?= =?us-ascii?Q?/Kr+3xnTzD6VAzPWpqCg9gdjRpytl9of8FBUOk85+k9iytpRPS+yituysGkK?= =?us-ascii?Q?HnN6GYYyOisnz2orfSY=3D?= Content-Type: multipart/alternative; boundary="_000_MW5PR11MB5908D45670BF8524845CC584A9899MW5PR11MB5908namp_" MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 86cded3b-3120-4661-e550-08db3041bdc7 X-MS-Exchange-CrossTenant-originalarrivaltime: 29 Mar 2023 10:38:31.7931 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: TUQcPzWYieqND/0dGYUogtbB4wqzznja6w3rDEu5QLbZeXd78f5nc8TrPwpt3iXfq2WM3+XB3ufAmeSobq9hgw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH8PR11MB6925 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-11.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,HTML_MESSAGE,KAM_SHORT,RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SCC_10_SHORT_WORD_LINES,SCC_5_SHORT_WORD_LINES,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: --_000_MW5PR11MB5908D45670BF8524845CC584A9899MW5PR11MB5908namp_ Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable Cool. Thank you all for this, have a nice day! Pan From: juzhe.zhong@rivai.ai Sent: Wednesday, March 29, 2023 5:35 PM To: rguenther ; Li, Pan2 Cc: gcc-patches ; Kito.cheng ; Wang, Yanzhang Subject: Re: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_eq= ual. Thanks Richard && Pan. Pan has passed the bootstrap and I will merge this patch when GCC 14 is ope= n (I have write access now). ________________________________ juzhe.zhong@rivai.ai From: Richard Biener Date: 2023-03-29 17:24 To: pan2.li CC: gcc-patches; juzhe.zhong; kito.cheng; yanzhang.wang Subject: Re: [PATCH v2] RISC-V: Bugfix for RVV vbool*_t vn_reference_equal. On Wed, 29 Mar 2023, pan2.li@intel.com wrote: > From: Pan Li > > > In most architecture the precision_size of vbool*_t types are caculated > like as the multiple of the type size. For example: > precision_size =3D type_size * 8 (aka, bit count per bytes). > > Unfortunately, some architecture like RISC-V will adjust the precision_si= ze > for the vbool*_t in order to align the ISA. For example as below. > type_size =3D [1, 1, 1, 1, 2, 4, 8] > precision_size =3D [1, 2, 4, 8, 16, 32, 64] > > Then the precision_size of RISC-V vbool*_t will not be the multiple of the > type_size. This PATCH try to enrich this case when comparing the vn_refer= ence. > > Given we have the below code: > void test_vbool8_then_vbool16(int8_t * restrict in, int8_t * restrict out= ) { > vbool8_t v1 =3D *(vbool8_t*)in; > vbool16_t v2 =3D *(vbool16_t*)in; > > *(vbool8_t*)(out + 100) =3D v1; > *(vbool16_t*)(out + 200) =3D v2; > } > > Before this PATCH: > csrr t0,vlenb > slli t1,t0,1 > csrr a3,vlenb > sub sp,sp,t1 > slli a4,a3,1 > add a4,a4,sp > addi a2,a1,100 > vsetvli a5,zero,e8,m1,ta,ma > sub a3,a4,a3 > vlm.v v24,0(a0) > vsm.v v24,0(a2) > vsm.v v24,0(a3) > addi a1,a1,200 > csrr t0,vlenb > vsetvli a4,zero,e8,mf2,ta,ma > slli t1,t0,1 > vlm.v v24,0(a3) > vsm.v v24,0(a1) > add sp,sp,t1 > jr ra > > After this PATCH: > addi a3,a1,100 > vsetvli a4,zero,e8,m1,ta,ma > addi a1,a1,200 > vlm.v v24,0(a0) > vsm.v v24,0(a3) > vsetvli a5,zero,e8,mf2,ta,ma > vlm.v v24,0(a0) > vsm.v v24,0(a1) > ret OK if this passes bootstrap / regtest. Thanks, Richard. > PR 109272 > > gcc/ChangeLog: > > * tree-ssa-sccvn.cc (vn_reference_eq): > > gcc/testsuite/ChangeLog: > > * gcc.target/riscv/rvv/base/pr108185-4.c: > * gcc.target/riscv/rvv/base/pr108185-5.c: > * gcc.target/riscv/rvv/base/pr108185-6.c: > > Signed-off-by: Pan Li > > --- > .../gcc.target/riscv/rvv/base/pr108185-4.c | 2 +- > .../gcc.target/riscv/rvv/base/pr108185-5.c | 2 +- > .../gcc.target/riscv/rvv/base/pr108185-6.c | 2 +- > gcc/tree-ssa-sccvn.cc | 20 +++++++++++++++++++ > 4 files changed, 23 insertions(+), 3 deletions(-) > > diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-4.c b/gcc/t= estsuite/gcc.target/riscv/rvv/base/pr108185-4.c > index ea3c360d756..e70284fada8 100644 > --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-4.c > +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-4.c > @@ -65,4 +65,4 @@ test_vbool8_then_vbool64(int8_t * restrict in, int8_t *= restrict out) { > /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e= 8,\s*mf4,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e= 8,\s*mf8,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 12 } } */ > -/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 15 } } */ > +/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 12 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-5.c b/gcc/t= estsuite/gcc.target/riscv/rvv/base/pr108185-5.c > index 9fc659d2402..575a7842cdf 100644 > --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-5.c > +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-5.c > @@ -65,4 +65,4 @@ test_vbool16_then_vbool64(int8_t * restrict in, int8_t = * restrict out) { > /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e= 8,\s*mf4,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e= 8,\s*mf8,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 12 } } */ > -/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 14 } } */ > +/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 12 } } */ > diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-6.c b/gcc/t= estsuite/gcc.target/riscv/rvv/base/pr108185-6.c > index 98275e5267d..95a11d37016 100644 > --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-6.c > +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-6.c > @@ -65,4 +65,4 @@ test_vbool32_then_vbool64(int8_t * restrict in, int8_t = * restrict out) { > /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e= 8,\s*mf2,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e= 8,\s*mf8,\s*ta,\s*ma} 1 } } */ > /* { dg-final { scan-assembler-times {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 12 } } */ > -/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 13 } } */ > +/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+= \)} 12 } } */ > diff --git a/gcc/tree-ssa-sccvn.cc b/gcc/tree-ssa-sccvn.cc > index 6b8d38b270c..567df3cb2c6 100644 > --- a/gcc/tree-ssa-sccvn.cc > +++ b/gcc/tree-ssa-sccvn.cc > @@ -799,6 +799,26 @@ vn_reference_eq (const_vn_reference_t const vr1, con= st_vn_reference_t const vr2) > && (TYPE_PRECISION (vr2->type) > !=3D TREE_INT_CST_LOW (TYPE_SIZE (vr2->type)))) > return false; > + else if (VECTOR_BOOLEAN_TYPE_P (vr1->type) > + && VECTOR_BOOLEAN_TYPE_P (vr2->type)) > + { > + /* Vector boolean types can have padding, verify we are dealing wi= th > + the same number of elements, aka the precision of the types. > + For example, In most architecture the precision_size of vbool*_t > + types are caculated like below: > + precision_size =3D type_size * 8 > + > + Unfortunately, the RISC-V will adjust the precision_size for the > + vbool*_t in order to align the ISA as below: > + type_size =3D [1, 1, 1, 1, 2, 4, 8] > + precision_size =3D [1, 2, 4, 8, 16, 32, 64] > + > + Then the precision_size of RISC-V vbool*_t will not be the multiple > + of the type_size. We take care of this case consolidated here. */ > + if (maybe_ne (TYPE_VECTOR_SUBPARTS (vr1->type), > + TYPE_VECTOR_SUBPARTS (vr2->type))) > + return false; > + } > > i =3D 0; > j =3D 0; > -- Richard Biener > SUSE Software Solutions Germany GmbH, Frankenstrasse 146, 90461 Nuernberg, Germany; GF: Ivo Totev, Andrew Myers, Andrew McDonald, Boudien Moerman; HRB 36809 (AG Nuernberg) --_000_MW5PR11MB5908D45670BF8524845CC584A9899MW5PR11MB5908namp_--