From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by sourceware.org (Postfix) with ESMTPS id 4A77F3858D32 for ; Mon, 13 Mar 2023 01:40:14 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 4A77F3858D32 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1678671614; x=1710207614; h=from:to:cc:subject:date:message-id:references: in-reply-to:content-transfer-encoding:mime-version; bh=/LtkiNxORJB/JEJZyamP1ZkphOUmTYkl0aC9DgBjcDQ=; b=Gl4IUBPJL8iJ6VCXjbO3cPMEfiuhWWS8ZGva7ya4O207AgqrUFRjYINK oqbWNp+mmuiteqPaghWakT+mkMnGGsp144aR5qPE0huNf1vvsbuM7VYWj 2u4EwYdoOZhoVOafP1tsrncaDys5HW+j5DhoMIk3XjqowhjehWZaOOyhs +BJa+D9+kzRTbAg2jvkIYtfhbEtsIVlLTOdnPyMrTwzVvxFQGH2i8ABmK VlYmSxrtLbGaJUweVEo7Kk0aCKyGWjHUmD5TmifV3/gxoNByBx+vJpl7O 75DeKhkTQM4lVZpZ5rE8THFZo2arvS9RVznkCAWpm7lwetbtTzkxD6h8g Q==; X-IronPort-AV: E=McAfee;i="6500,9779,10647"; a="320891643" X-IronPort-AV: E=Sophos;i="5.98,254,1673942400"; d="scan'208";a="320891643" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Mar 2023 18:40:12 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10647"; a="767527083" X-IronPort-AV: E=Sophos;i="5.98,254,1673942400"; d="scan'208";a="767527083" Received: from fmsmsx602.amr.corp.intel.com ([10.18.126.82]) by FMSMGA003.fm.intel.com with ESMTP; 12 Mar 2023 18:40:11 -0700 Received: from fmsmsx610.amr.corp.intel.com (10.18.126.90) by fmsmsx602.amr.corp.intel.com (10.18.126.82) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Sun, 12 Mar 2023 18:40:10 -0700 Received: from FMSEDG603.ED.cps.intel.com (10.1.192.133) by fmsmsx610.amr.corp.intel.com (10.18.126.90) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Sun, 12 Mar 2023 18:40:10 -0700 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.106) by edgegateway.intel.com (192.55.55.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.21; Sun, 12 Mar 2023 18:40:10 -0700 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZmgvOHY0st5HTc/t1s75BMUvNiR/UuJhbDV5M8KsoUkZeHTDKpE21ZpdNbQic2BdC2g1EP8XvkUxS50k2xVZILYyBoI9NyWSRGdcghR8qTjYP8hbbUVEVkhzJLTzf6uiUaEa8cSFtHcnOa0hxAN98SIPgMQVHsElm2Z7rdTggo7a5+AKyH9LAvpyx61nS7bq616zFvqF5ncuyB3JtALVvkjUQTwMBW77lKXJka7g7tQm7s2+/ZqZb7Xsz47uWlB5pIx6mdS9+A1WCUyD/HFsEjHWgLVl3yRGP5tJNShi+XAgrqS2Zb+EEniIz8qMSU0rBUikYaQVytBguCqxeTvB/A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=U6mMzmG92hDXykC0j+jmGFULQmjP0u/1XYtqEM5naQk=; b=I3NpVp3z5AQ026rp04TD5swPq83/WlumQZTXu0wrg0U4pNQMMNFbkSJLMLMwcDpevezjt0GUBJEIVc3KbMmnlm15+6yw0esJeL5D5ViMGX9OLf9VoYYZlWLmv0LC03td7kswAOn3/+Jq+oPFQq9uaIywASLh7AJPKjQRDV+buFGzgbhhcHP+GsqPqr5eLlTjkqOjc0gjKAPUhtC+y7Jp1CyvkntRTGPj4IJVBNh/dBz/OjwQfocRsqvbt4OoYwxqBi7tOVrTm3WsHUeiOHOi9zL/nEfwnpw4TTgZz66XaRFpRldRgL3VLAJh8JSJGWqQHvUjit8HTVU4qKa+aerXvg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Received: from MW5PR11MB5908.namprd11.prod.outlook.com (2603:10b6:303:194::10) by BY1PR11MB8030.namprd11.prod.outlook.com (2603:10b6:a03:522::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.24; Mon, 13 Mar 2023 01:40:04 +0000 Received: from MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719]) by MW5PR11MB5908.namprd11.prod.outlook.com ([fe80::7ad:494f:ca70:719%8]) with mapi id 15.20.6178.024; Mon, 13 Mar 2023 01:40:04 +0000 From: "Li, Pan2" To: "gcc-patches@gcc.gnu.org" CC: "juzhe.zhong@rivai.ai" , "kito.cheng@sifive.com" Subject: RE: [PATCH] RISC-V: Bugfix for rvv bool mode size adjustment Thread-Topic: [PATCH] RISC-V: Bugfix for rvv bool mode size adjustment Thread-Index: AQHZUZBTh3MSVmnU7Um9diM1n+AAXa7wv8dAgAc2Y4A= Date: Mon, 13 Mar 2023 01:40:03 +0000 Message-ID: References: <20230308073333.814033-1-pan2.li@intel.com> In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: MW5PR11MB5908:EE_|BY1PR11MB8030:EE_ x-ms-office365-filtering-correlation-id: c0f1ef80-8c2b-428f-c205-08db2363de0e x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: XIu0MRx1Utnh1hGfw3eD6/YJM41msw2/cyJvsCNofIXYh/SeWtu5Obw4TSpwuzVN3FuQdPh/u//c81QvJ0jRSDwuBZEBze3AEwEXhp2a0IJmvrsUl1u2vlvKMBOttRS7XAuFeaxdfSNlwN/E/MnDElsBjS7B7w3Reto9v4oUfUrJ+0yQInc6l6qHE0ZZkK9VHGUZyPGlmz7G7ckoANdlPXhFqtlyWdejzYWzUmOf3Stur0zvf3E/l2ZUkHYq6+z7Ga6V646nonBCMTfNCE2igrXZrGgSAHqN1FpV2N1uySWwdG9PvJBqJFthRz6V7kJ1LZfK9E6rQkxMXchPNtHv1QUXIUkG1j8x7ikwpKoL6KWg47ifWASCcqDWQslsfeq1vTv2GK8RpFUOXH8CdsVZUSnWixz8ZCjrdi8hb/b8CDnm2pX9YpyXMoao0tARr4dkxevFxfXz09TT/ScMn5eglW4haxUh/752UAeOIYlGg0DvFpV8O9tcabr9PwylmHKihOBkfhFZieJCHR0MiOD2uk1Qd+1L+FH6Hm6BfsbNk8iZ+9oVAuynW5shSMrWmN3hj9rkGbcvYpNWjSc9M0nOQWkKpq8bajsJd+YXQ9g2FkfZkUBs4lLmgypazmfzpYoNm0jvZfTsfwARcc6w3OdGcWIOF97gv5ouongyqsHytwavrr0SRYTnGMJep4enD9dg x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:MW5PR11MB5908.namprd11.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230025)(346002)(366004)(39860400002)(376002)(136003)(396003)(451199018)(84970400001)(8936002)(54906003)(41300700001)(478600001)(66446008)(4326008)(66556008)(66476007)(64756008)(52536014)(8676002)(66946007)(6916009)(76116006)(33656002)(38070700005)(86362001)(122000001)(55016003)(38100700002)(82960400001)(26005)(53546011)(7696005)(71200400001)(9686003)(186003)(5660300002)(2906002)(316002)(6506007)(83380400001);DIR:OUT;SFP:1102; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?jTkZqcHEGmYWFAeBBOQ6BouXLKKnWmW2Om0kUPIkd/9hUYI/coICnwhUT2cE?= =?us-ascii?Q?n7a8uVf/PQnLFNBq592kGpouXjZxFuP+xBuEy3vXP5kEi+JUplifUTzdFWO0?= =?us-ascii?Q?eyII9Lrt3uD3L1owr9M/fmbEUsNiDUGsySsTH109HVytApRa6gZVVuio2xLK?= =?us-ascii?Q?HG/pe4IFcGIhhdLQYK7QXNJJnMlcpl1RHtAruCdsh+irYeydwv4wHe411NzP?= =?us-ascii?Q?YooLZwtnyhJJk1mfcTTMqUur02DKCB4FKWwlwANEMi0MNGnmTCAZVaU0QtjT?= =?us-ascii?Q?qKfsgrWftWEup6Yr3zASauiwgRAIcmvmp/et3bnHFIAMYf25YhF209kY0Hek?= =?us-ascii?Q?PniHi9ofuHoQ4xHwOlT7Ifzir8csaI3aa3KLGj3XGjSXGEPGB8dBVVaBZUzx?= =?us-ascii?Q?Lh60jmiyj6P/iExmtRlvjj9U//UA6JJ4NMF5HziBgf9lRdZTgqQiVEeGMFWZ?= =?us-ascii?Q?X58Nyn+rgHtSM2R5jQXPF/tNbyIYHZGgLn+5e3goH2w0qzx1VryF3f6VbI84?= =?us-ascii?Q?4YGy/okjgw7fZsHqniKaC+PPSs5pTzeNR3AMDRxytYM62Z3e2+MWgZx731fX?= =?us-ascii?Q?3lJxWNmzeDTJ4+mTAOUYzyzK4b0A6V7EBGKtsWPD3ck4CP1Vqhh+RqsnhCNL?= =?us-ascii?Q?0TEqMEV/+FD6tqLm+57XdTcpLgRooTtG5kUw0J5pfFThPOxEGm09tI8hPNJL?= =?us-ascii?Q?4kjBTCnRjOLptC+LFMkTyPT0SUDUrZSkGy9jxKxN92BOPHNGvNY8k5K/XAho?= =?us-ascii?Q?z2SiKD+nk2fGVBmjk3tzEKD40UY6LRtJdGUJtW+5lvQT1LA1c025FKA9NOK7?= =?us-ascii?Q?DyV8OivbiqLEwVcC9vksn4fczHdbAohJqx3jSQraSNBdvGKLGit7IIvseNQO?= =?us-ascii?Q?9nYGfiWWjQyg8yYm+MKPSW3WFZaqGzJfw9lWrhri+W+bxDuC9A88enn/aWML?= =?us-ascii?Q?m0lQmPAH7yKvFIS6SRiA7hj1rA7SSrlI8SlZYgYzKJ2H6fGUzOxWmRWGRthH?= =?us-ascii?Q?XRDpr1bqR7YonosjsgzYGsgUA7sg8QnXroPSNx1hhYHpcGlz47tsE3Cje0vW?= =?us-ascii?Q?ibkS8MQ0dcs9u5S9HIdRQ/a445gjpVM8yr2eyGcqIdCoNM70UuvZviXg6vBu?= =?us-ascii?Q?+Z7V9VM8yajP3PZkP80PTufjpscJwa9ezzfTbESNC6m5PkxA1I0d2fOyHyJr?= =?us-ascii?Q?bXf/efDUr/nsx4mxqtghQO6ZoobmLMqnRTsEZpPM9hBa+vGCek/D6iWWDmhT?= =?us-ascii?Q?aalLATKxb8Durcx08qoyW/kFx6Ogijni0G2i4GpCiUF1fU+XVL+q7sHRYpvW?= =?us-ascii?Q?GmVTPEmJC3gMNwBNvHe2bkFXmyvQ7sZl+D5kEfcqpZJm3sIxwP96nnD67hdL?= =?us-ascii?Q?I5ymfzrYHLoFcN45ahpPSDagIUKYPiOK8iu8c+qhMuurrmoYglUkGrwWQ0FU?= =?us-ascii?Q?TK/o9/nJo47J0aWqdeNENngjNZHXgYly82/ZRdF0W04hUSD85KpQ3oUalXoL?= =?us-ascii?Q?sLKxLbBGOjQSm+XOUA25nHNHkTLqWaLsighDv12/csbG4OCAwY9b+02Nbb46?= =?us-ascii?Q?zX0TbQDLXCB0bz6N+4s=3D?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW5PR11MB5908.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: c0f1ef80-8c2b-428f-c205-08db2363de0e X-MS-Exchange-CrossTenant-originalarrivaltime: 13 Mar 2023 01:40:03.6988 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: afWG/VM468Q1rQoMkcic5XRS3g41eAqvpmXPEP8TR8eAnzR2rTneTmOOJttE/yyN0qlxzd8Gm8oUxefgQpnJZw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY1PR11MB8030 X-OriginatorOrg: intel.com X-Spam-Status: No, score=-11.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,GIT_PATCH_0,KAM_SHORT,SCC_5_SHORT_WORD_LINES,SPF_HELO_NONE,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Kindly reminder for this PR. Thank you all in advance. Pan -----Original Message----- From: Li, Pan2=20 Sent: Wednesday, March 8, 2023 7:31 PM To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai; kito.cheng@sifive.com Subject: RE: [PATCH] RISC-V: Bugfix for rvv bool mode size adjustment Completed the regression test and the RISC-V backend test without any surpr= ise. Pan -----Original Message----- From: Li, Pan2 Sent: Wednesday, March 8, 2023 3:34 PM To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai; kito.cheng@sifive.com; rguenther@suse.de; Li, Pan= 2 Subject: [PATCH] RISC-V: Bugfix for rvv bool mode size adjustment From: yes Fix the bug of the rvv bool mode size by the adjustment. Besides the mode precision (aka bit size [1, 2, 4, 8, 16, 32, 64]) of the v= bool*_t, the mode size (aka byte size) will be adjusted to [1, 1, 1, 1, 2, = 4, 8] according to the rvv spec 1.0 isa. The adjustment will provide correc= t information for the underlying redundant instruction elimiation. Given the below sample code: { vbool1_t v1 =3D *(vbool1_t*)in; vbool64_t v2 =3D *(vbool64_t*)in; *(vbool1_t*)(out + 100) =3D v1; *(vbool64_t*)(out + 200) =3D v2; } Before the size adjustment: csrr t0,vlenb slli t1,t0,1 csrr a3,vlenb sub sp,sp,t1 slli a4,a3,1 add a4,a4,sp addi a2,a1,100 vsetvli a5,zero,e8,m8,ta,ma sub a3,a4,a3 vlm.v v24,0(a0) vsm.v v24,0(a2) vsm.v v24,0(a3) addi a1,a1,200 csrr t0,vlenb vsetvli a4,zero,e8,mf8,ta,ma slli t1,t0,1 vlm.v v24,0(a3) vsm.v v24,0(a1) add sp,sp,t1 jr ra After the size adjustment: addi a3,a1,100 vsetvli a4,zero,e8,m8,ta,ma addi a1,a1,200 vlm.v v24,0(a0) vsm.v v24,0(a3) vsetvli a5,zero,e8,mf8,ta,ma vlm.v v24,0(a0) vsm.v v24,0(a1) ret Additionally, the size adjust cannot cover all possible combinations of the= vbool*_t code pattern like above. We will take a look into it in another p= atches. PR 108185 PR 108654 gcc/ChangeLog: * config/riscv/riscv-modes.def (ADJUST_BYTESIZE): * config/riscv/riscv.cc (riscv_v_adjust_bytesize): * config/riscv/riscv.h (riscv_v_adjust_bytesize): gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/pr108185-1.c: * gcc.target/riscv/rvv/base/pr108185-2.c: * gcc.target/riscv/rvv/base/pr108185-3.c: Signed-off-by: Pan Li Co-authored-by: Ju-Zhe Zhong --- gcc/config/riscv/riscv-modes.def | 14 ++++++------ gcc/config/riscv/riscv.cc | 22 +++++++++++++++++++ gcc/config/riscv/riscv.h | 1 + .../gcc.target/riscv/rvv/base/pr108185-1.c | 2 +- .../gcc.target/riscv/rvv/base/pr108185-2.c | 2 +- .../gcc.target/riscv/rvv/base/pr108185-3.c | 2 +- 6 files changed, 33 insertions(+), 10 deletions(-) diff --git a/gcc/config/riscv/riscv-modes.def b/gcc/config/riscv/riscv-mode= s.def index 110bddce851..4cf7cf8b1c6 100644 --- a/gcc/config/riscv/riscv-modes.def +++ b/gcc/config/riscv/riscv-modes.def @@ -64,13 +64,13 @@ ADJUST_ALIGNMENT (VNx16BI, 1); ADJUST_ALIGNMENT (VNx32= BI, 1); ADJUST_ALIGNMENT (VNx64BI, 1); =20 -ADJUST_BYTESIZE (VNx1BI, riscv_vector_chunks * riscv_bytes_per_vector_chun= k); -ADJUST_BYTESIZE (VNx2BI, riscv_vector_chunks * riscv_bytes_per_vector_= chunk); -ADJUST_BYTESIZE (VNx4BI, riscv_vector_chunks * riscv_bytes_per_vec= tor_chunk); -ADJUST_BYTESIZE (VNx8BI, riscv_vector_chunks * riscv_bytes_per= _vector_chunk); -ADJUST_BYTESIZE (VNx16BI, riscv_vector_chunks * riscv_byte= s_per_vector_chunk); -ADJUST_BYTESIZE (VNx32BI, riscv_vector_chunks * riscv= _bytes_per_vector_chunk); -ADJUST_BYTESIZE (VNx64BI, riscv_v_adjust_nunits = (VNx64BImode, 8)); +ADJUST_BYTESIZE (VNx1BI, riscv_v_adjust_bytesize (VNx1BImode, 1));=20 +ADJUST_BYTESIZE (VNx2BI, riscv_v_adjust_bytesize (VNx2BImode, 1));=20 +ADJUST_BYTESIZE (VNx4BI, riscv_v_adjust_bytesize (VNx4BImode, 1));=20 +ADJUST_BYTESIZE (VNx8BI, riscv_v_adjust_bytesize (VNx8BImode, 1));=20 +ADJUST_BYTESIZE (VNx16BI, riscv_v_adjust_bytesize (VNx16BImode, 2));=20 +ADJUST_BYTESIZE (VNx32BI, riscv_v_adjust_bytesize (VNx32BImode, 4));=20 +ADJUST_BYTESIZE (VNx64BI, riscv_v_adjust_bytesize (VNx64BImode, 8)); =20 ADJUST_PRECISION (VNx1BI, riscv_v_adjust_precision (VNx1BImode, 1)); ADJU= ST_PRECISION (VNx2BI, riscv_v_adjust_precision (VNx2BImode, 2)); diff --git= a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc index e7b7d87cebc.= .428fbb28fae 100644 --- a/gcc/config/riscv/riscv.cc +++ b/gcc/config/riscv/riscv.cc @@ -1003,6 +1003,28 @@ riscv_v_adjust_nunits (machine_mode mode, int scale) return scale; } =20 +/* Call from ADJUST_BYTESIZE in riscv-modes.def. Return the correct + BYTE size for corresponding machine_mode. */ + +poly_int64 +riscv_v_adjust_bytesize (machine_mode mode, int scale) { + if (riscv_v_ext_vector_mode_p (mode)) + { + poly_uint16 mode_size =3D GET_MODE_SIZE (mode); + + if (maybe_eq (mode_size, (uint16_t)-1)) + mode_size =3D riscv_vector_chunks * scale; + + if (known_gt (mode_size, BYTES_PER_RISCV_VECTOR)) + mode_size =3D BYTES_PER_RISCV_VECTOR; + + return mode_size; + } + + return scale; +} + /* Call from ADJUST_PRECISION in riscv-modes.def. Return the correct PRECISION size for corresponding machine_mode. */ =20 diff --git a/gcc/config/riscv/riscv.h b/gcc/config/riscv/riscv.h index 15b9= 317a8ce..66fb07d6652 100644 --- a/gcc/config/riscv/riscv.h +++ b/gcc/config/riscv/riscv.h @@ -1026,6 +1026,7 @@ extern unsigned riscv_bytes_per_vector_chunk; extern= poly_uint16 riscv_vector_chunks; extern poly_int64 riscv_v_adjust_nunits = (enum machine_mode, int); extern poly_int64 riscv_v_adjust_precision (enum= machine_mode, int); +extern poly_int64 riscv_v_adjust_bytesize (enum machine_mode, int); /* The number of bits and bytes in a RVV vector. */ #define BITS_PER_RIS= CV_VECTOR (poly_uint16 (riscv_vector_chunks * riscv_bytes_per_vector_chunk = * 8)) #define BYTES_PER_RISCV_VECTOR (poly_uint16 (riscv_vector_chunks * r= iscv_bytes_per_vector_chunk)) diff --git a/gcc/testsuite/gcc.target/riscv/r= vv/base/pr108185-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-1.c index e70960c5b6d..c3d0b10271a 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-1.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-1.c @@ -65,4 +65,4 @@ test_vbool1_then_vbool64(int8_t * restrict in, int8_t * r= estrict out) { /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,= \s*mf4,\s*ta,\s*ma} 1 } } */ /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,= \s*mf8,\s*ta,\s*ma} 1 } } */ /* { dg-final { scan-assembler-times {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)= } 12 } } */ -/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)= } 18 } } */ +/* { dg-final { scan-assembler-times +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-2.c b/gcc/tes= tsuite/gcc.target/riscv/rvv/base/pr108185-2.c index dcc7a644a88..bd13ba916da 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-2.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-2.c @@ -65,4 +65,4 @@ test_vbool2_then_vbool64(int8_t * restrict in, int8_t * r= estrict out) { /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,= \s*mf4,\s*ta,\s*ma} 1 } } */ /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,= \s*mf8,\s*ta,\s*ma} 1 } } */ /* { dg-final { scan-assembler-times {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)= } 12 } } */ -/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)= } 17 } } */ +/* { dg-final { scan-assembler-times +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-3.c b/gcc/tes= tsuite/gcc.target/riscv/rvv/base/pr108185-3.c index 3af0513e006..99928f7b1cc 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-3.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr108185-3.c @@ -65,4 +65,4 @@ test_vbool4_then_vbool64(int8_t * restrict in, int8_t * r= estrict out) { /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,= \s*mf4,\s*ta,\s*ma} 1 } } */ /* { dg-final { scan-assembler-times {vsetvli\s+[a-x][0-9]+,\s*zero,\s*e8,= \s*mf8,\s*ta,\s*ma} 1 } } */ /* { dg-final { scan-assembler-times {vlm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)= } 12 } } */ -/* { dg-final { scan-assembler-times {vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)= } 16 } } */ +/* { dg-final { scan-assembler-times +{vsm\.v\s+v[0-9]+,\s*0\([a-x][0-9]+\)} 12 } } */ -- 2.34.1