From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR02-VI1-obe.outbound.protection.outlook.com (mail-vi1eur02on2066.outbound.protection.outlook.com [40.107.241.66]) by sourceware.org (Postfix) with ESMTPS id 704F03852C71 for ; Tue, 22 Nov 2022 16:57:28 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 704F03852C71 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cnJUKqjAOAhubdLvgb18U4W/KS6EQ8tfuvCFCodmqWI=; b=VOjQ5VA8vAx6957HPT1AUNAVXPbZtO/9PcFKEPI7hOA+uK9n+oZcXA4DgLXXN/ZVSHLKoFh58H0agwBIuuM7NH0iaVy3SY7CQMst0Su0M5wpKYkOY0gBAt0U8Jg9+IzgANL5v1KBlrd2jpeb4DdDgXojjDt+71KJjChy2SeijQs= Received: from DB6PR1001CA0015.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:4:b7::25) by AM7PR08MB5382.eurprd08.prod.outlook.com (2603:10a6:20b:108::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 16:57:24 +0000 Received: from DBAEUR03FT062.eop-EUR03.prod.protection.outlook.com (2603:10a6:4:b7:cafe::4e) by DB6PR1001CA0015.outlook.office365.com (2603:10a6:4:b7::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.15 via Frontend Transport; Tue, 22 Nov 2022 16:57:23 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT062.mail.protection.outlook.com (100.127.142.64) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Tue, 22 Nov 2022 16:57:23 +0000 Received: ("Tessian outbound 6c699027a257:v130"); Tue, 22 Nov 2022 16:57:23 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 953c9218002c1d6e X-CR-MTA-TID: 64aa7808 Received: from b592147558d5.3 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 2F6AE974-4766-406D-81AF-C5883916E225.1; Tue, 22 Nov 2022 16:57:12 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id b592147558d5.3 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 22 Nov 2022 16:57:12 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GiGTc2vHFjFGzdqtDAN1o6hRAE9YgR5FbtY4RPQB432fh3fsRD47UV3RBQtdEypP31UtcPo42MaLolZ8iyFFyzmMKqE5B8fRUeDQpTIOqZygg1DbLPA3J/IAQH9hmgmRvq7Fca8Jz8MmZzJdaLLlB9jcGjQ5KzMJ0DYmjtNE604z5T7DmFriDD/3bDl3EWORAl2wiSra+QRKVd10rF0UQqsvNaeY+8JVE07edMyUtoo20mCOPL4c7NT3qVMI2z1EJzey5ix1L8//GtHUq6ur7Nn0n+7k9yoRpr/adpkpssKk6HrZKCX37Lr6jap5cASLKluCaPETiOIS1r1w8ajV5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cnJUKqjAOAhubdLvgb18U4W/KS6EQ8tfuvCFCodmqWI=; b=c7CZBA21mmYmH4gMEEhEYXTgldebBW5+AlSU9sv08M21yxS5rrVuUKEIUe3LnayxyHk0l/BSLOU+FL80ML1lYsbToPwZDQOVwWXNd1+thRD4sE0lw1RvoCHIjZ39BsUBG1V/hgSLMqmz1i+Hs5oFFxKtF34thD3Jo5p+0GhOYbG9RK9OieXy0vPIv2jEnnuxRbwlnKACaiCV63ThyNrI1YhgHLBJtee9oHejJr0v5Eju5TRYcSNioqR8I2DaDBFsJhJuksY2nfBwNmecPLryFHcWsGE5iGSVLBjP2NF4nE/7Y2GhLUWqXIBTbvt3afF1azQhReJm7W3GuiTE7sNxeQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=cnJUKqjAOAhubdLvgb18U4W/KS6EQ8tfuvCFCodmqWI=; b=VOjQ5VA8vAx6957HPT1AUNAVXPbZtO/9PcFKEPI7hOA+uK9n+oZcXA4DgLXXN/ZVSHLKoFh58H0agwBIuuM7NH0iaVy3SY7CQMst0Su0M5wpKYkOY0gBAt0U8Jg9+IzgANL5v1KBlrd2jpeb4DdDgXojjDt+71KJjChy2SeijQs= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by GV2PR08MB9328.eurprd08.prod.outlook.com (2603:10a6:150:d4::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 16:57:09 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292%9]) with mapi id 15.20.5857.017; Tue, 22 Nov 2022 16:57:09 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 27/35] arm: improve tests for vqaddq_m* Thread-Topic: [PATCH 27/35] arm: improve tests for vqaddq_m* Thread-Index: AQHY+qMSj8J987qF5kqakzbBZEBgfK5LMZrA Date: Tue, 22 Nov 2022 16:57:09 +0000 Message-ID: References: <20221117163809.1009526-1-andrea.corallo@arm.com> <20221117163809.1009526-28-andrea.corallo@arm.com> In-Reply-To: <20221117163809.1009526-28-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|GV2PR08MB9328:EE_|DBAEUR03FT062:EE_|AM7PR08MB5382:EE_ X-MS-Office365-Filtering-Correlation-Id: df0f90cb-89cc-4f27-8823-08daccaaa0bf x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: +Wh5yvQ1Oi5/OBXqz05FwNNnRqSw0CnvLvKMpqJ3ViCQfygwkfTsgXwOIVcTw31gbv6WxSedpzR8ejISmQdqXHRdN8GMpHZ4TBXFMNeNVAUL6R47/knW3ogf9sOK82zhidK9GU/I8mtKJgG7cVCxELa3+2486IG9oVf5q4CCcQoEN/1Laea939wqavXGM0BnVu5He3tTS3btq9DtVXG9p1D3/LjpDaI/OgGV+Aio2e/2hwHlAECFNzBmtlk7Ik8GddAF6+PgpMar55FMPeAfWGLPhEgbt4cNJEWsu80d5KBZlwOPlZeM7iQvxHSDs41ncyOpLcsp3MmsNfcPrXtUBWN/D1mZa2STKJZFxVOtneF9zC3u26nKJ4IaVErpnVxKqMO5NYjKbmHt6pDNjjWKGRYvyMf5aadV5A0CzgnqvuTGCA9tD2Qn9M/eFUo/dhhBYIEz8HrclJqQ8cuv67bYQ2kWVAI1hWa6XEeN/jLYRYMUAZjNiMh/aEr3qt/nitkVTNqt+rABH4MSxxIjkS6cCgTJnWa/b5vPzWHrTJ2Ezo63RSo+/YuTUUUeHVBlBY0P9SayIlTdgqsvYJYOzWr/p0hMiJzrDWgutLwOPd9aOxM1/S5MKBKfjTe+f0gECMihP8FOgKICop9qMmvUEbSwbAJVWD0KpPpEaQOWREoT/4diXf/6zHvi6y8s/QB45QxfiotagfHpdykz2qZgi6EJw4yOQNvmDV+tY3p3zBk1AVZtIdMZux6lqix3L70IYBBzkFWHsioRuhdTUsr13JBDbg== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(346002)(136003)(366004)(376002)(39860400002)(396003)(451199015)(41300700001)(76116006)(8936002)(316002)(5660300002)(84970400001)(8676002)(52536014)(66946007)(66446008)(64756008)(54906003)(66476007)(30864003)(4326008)(66556008)(7696005)(26005)(71200400001)(478600001)(53546011)(122000001)(9686003)(2906002)(186003)(110136005)(6506007)(33656002)(38100700002)(38070700005)(83380400001)(86362001)(55016003)(579004)(559001);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB9328 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT062.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 6f3b1d42-b85d-449f-1744-08daccaa9848 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: S/0YPBDRdFhkwA5/kwdatZ20szg549dO7MXYeZUMj9XUrsY/nR910xxPsWc3HuOLsPaHdhJ9Gz4UZESgQemLo97BfeqpiADwc6A6HlPbA2Lh7RM+xgQeu+2ZMMsOisNy7c5WjQ8W2E+fL0jkjK/q69yJRQzfA4dc3VWVYWTZCe+2opX6waePomMJhAb9jiTZsJ5dMGg99J9QG/6kVXoIqDV1T79r0ayxbZxIJvGwy7wy3Ldqu10nVdEYia1TVJ9Mxbm31GpoVLSf3sxExE8N4/XJBopktfKw+g0F1NHCUiI1/Zx/cPI7xYeBZIxvbwxgCrO6djsaXHgp1irJbU2Uj6KYNpRsnSQeHO8VPBAC1Jmswv0uwMrDlKj2YLqDSTxHdikLO7n35ai7FQvu6xDg6k31yZOG3pcI5yjF76y7kvTZ2MYkrY8IzNTuya1c5kN0WimAraTBqcGF9XimmvVfoZufZkaxJcOwebwgtgXRWX4CB4QFBlLpzm+4GzBAiKEuJgI962nvcoX/FBBtWKDxvsJMUof0GKo8tvpDvfEgwNnoZUGMdstJQzfe/8XdbpXMuFjSmYVSx04X7PwiVAP5HVMFNCmzf0S878FDZeLLg8b+2M4Q48bR664Op3EtabmIH8RdmZ9en1z6gMkBgYXiU6jZ0e6+I4p6T/OQhlqRHSGJJaMp1sQXgRTWQBEQ0zrnlyGfc9swIsTqhX0iMJC0bQkI0/OnZYiLQZ9euX7fPuSAHu/K1TZnUtDDTinokovWtZ9MeZDhkqPPq3FFcbVpPg== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(346002)(376002)(39860400002)(396003)(136003)(451199015)(40470700004)(46966006)(36840700001)(356005)(81166007)(84970400001)(82740400003)(33656002)(40460700003)(86362001)(70586007)(82310400005)(47076005)(70206006)(55016003)(110136005)(316002)(54906003)(336012)(40480700001)(41300700001)(26005)(186003)(8676002)(4326008)(478600001)(6506007)(53546011)(7696005)(36860700001)(9686003)(2906002)(8936002)(30864003)(52536014)(5660300002)(83380400001);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Nov 2022 16:57:23.9603 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: df0f90cb-89cc-4f27-8823-08daccaaa0bf X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT062.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM7PR08MB5382 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Thursday, November 17, 2022 4:38 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 27/35] arm: improve tests for vqaddq_m* >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c: Improve test. > * gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_u8.c: Likewise. Ok. Thanks, Kyrill > --- > .../arm/mve/intrinsics/vqaddq_m_n_s16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_n_s32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_n_s8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_n_u16.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_n_u32.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_n_u8.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_s16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_s32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_s8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_u16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_u32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_m_u8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vqaddq_n_s16.c | 16 ++++++- > .../arm/mve/intrinsics/vqaddq_n_s32.c | 16 ++++++- > .../arm/mve/intrinsics/vqaddq_n_s8.c | 16 ++++++- > .../arm/mve/intrinsics/vqaddq_n_u16.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vqaddq_n_u32.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vqaddq_n_u8.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vqaddq_s16.c | 16 ++++++- > .../arm/mve/intrinsics/vqaddq_s32.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 16 ++++++- > .../arm/mve/intrinsics/vqaddq_u16.c | 16 ++++++- > .../arm/mve/intrinsics/vqaddq_u32.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 16 ++++++- > 24 files changed, 516 insertions(+), 72 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c > index 65d3f770fe2..a659373d441 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p) > { > return vqaddq_m_n_s16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c > index 4499a0eaa41..8ffc6a67762 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p) > { > return vqaddq_m_n_s32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c > index d3e1d555cb1..2e88b7fabac 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p) > { > return vqaddq_m_n_s8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c > index baadfe72e8d..61cf9fcf2aa 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p) > { > return vqaddq_m_n_u16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u16" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint16x8_t > +foo2 (uint16x8_t inactive, uint16x8_t a, mve_pred16_t p) > +{ > + return vqaddq_m (inactive, a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c > index 80808777d9a..bbd255ac1f1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p) > { > return vqaddq_m_n_u32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint32x4_t > +foo2 (uint32x4_t inactive, uint32x4_t a, mve_pred16_t p) > +{ > + return vqaddq_m (inactive, a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c > index 32f2894422d..9cee8c65333 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p) > { > return vqaddq_m_n_u8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u8" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint8x16_t > +foo2 (uint8x16_t inactive, uint8x16_t a, mve_pred16_t p) > +{ > + return vqaddq_m (inactive, a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c > index d5b7fa63f6a..8bb8a957423 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vqaddq_m_s16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c > index 015bc3eb206..9959724fc11 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vqaddq_m_s32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c > index b241fddd069..6b918978880 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vqaddq_m_s8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c > index fa752355d64..c0a8d9ba9c8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vqaddq_m_u16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c > index 0729b6bb30f..7a72ce57840 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vqaddq_m_u32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c > index f1541658399..f7e6ca9b5a4 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vqaddq_m_u8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqaddt.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vqaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqaddt.u8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > index 5eeda2bc2dd..0fac7abeac0 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16_t b) > { > return vqaddq_n_s16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > index 5b914d18b98..d750b1f2c14 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32_t b) > { > return vqaddq_n_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > index 06f22c2b8df..5fc796edf75 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8_t b) > { > return vqaddq_n_s8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > index 5403f0b6646..decad65c188 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16_t b) > { > return vqaddq_n_u16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u16" } } */ > +/* > +**foo2: > +** ... > +** vqadd.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint16x8_t > +foo2 (uint16x8_t a) > +{ > + return vqaddq (a, 1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > index 77185808a16..b0a6d79093e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32_t b) > { > return vqaddq_n_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u32" } } */ > +/* > +**foo2: > +** ... > +** vqadd.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint32x4_t > +foo2 (uint32x4_t a) > +{ > + return vqaddq (a, 1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > index f0fa9bf3f5d..f9ca9a1f042 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8_t b) > { > return vqaddq_n_u8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u8" } } */ > +/* > +**foo2: > +** ... > +** vqadd.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint8x16_t > +foo2 (uint8x16_t a) > +{ > + return vqaddq (a, 1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > index 83cd3475a6f..ffa31463372 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16x8_t b) > { > return vqaddq_s16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16x8_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > index d26dd206912..c5937a967ff 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32x4_t b) > { > return vqaddq_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32x4_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > index de03264b4cc..9f937512811 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8x16_t b) > { > return vqaddq_s8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8x16_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > index cd4efc1dd7c..aa4be43f244 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16x8_t b) > { > return vqaddq_u16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16x8_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > index 8b3afb4bd04..daef60eb5ca 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32x4_t b) > { > return vqaddq_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32x4_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > index da2ff1bb25c..e28807ec708 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqadd.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8x16_t b) > { > return vqaddq_u8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqadd.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8x16_t b) > { > return vqaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vqadd.u8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1